基于高性能计算的雷达信号处理研究综述

doi:10.16180/j.cnki.issn1007-7820.2021.09.001

电子科技 ›› 2021, Vol. 34 ›› Issue (9): 1-6.doi: 10.16180/j.cnki.issn1007-7820.2021.09.001

• • 下一篇

基于高性能计算的雷达信号处理研究综述

耿昭谦¹,朱虎明²,李旭明¹,陈梅青¹,杨贵鹏²

1.南京长江电子信息产业集团有限公司,江苏南京 210038
2.西安电子科技大学智能感知与图像理解教育部重点实验室, 陕西西安 710071

收稿日期:2020-05-14 出版日期:2021-09-15 发布日期:2021-09-08
作者简介:耿昭谦(1984-),男,工程师。研究方向:雷达信号处理。|朱虎明(1978-),男,博士,副教授。研究方向:高性能计算及其应用。
基金资助:
国家自然科学基金(61303032)

A Review: Radar Signal Processing Based on High Performance Computing

GENG Zhaoqian¹,ZHU Huming²,LI Xuming¹,CHEN Meiqing¹,YANG Guipeng²

1. Nanjing Changjiang Electronic Information Industry Group Co., Ltd, Nanjing 211038,China
2. Key Laboratory of Intelligent Perception and Image Understanding of Ministry of Education,Xidian University,Xi'an 710071,China

Received:2020-05-14 Online:2021-09-15 Published:2021-09-08
Supported by:
National Natural Science Foundation of China(61303032)

摘要/Abstract

摘要：

随着软件定义雷达技术的发展和信号处理算法日趋复杂,以多核处理器和图形处理器等为代表的高性能计算技术在雷达系统中得到了更多的应用。文中重点介绍了高性能计算硬件系统最新的技术进展,对比分析了并行计算软件框架CUDA、OpenCL、OpenMP、MPI和Pthread的技术特点,并利用多线程流水线技术设计了基于CPU的并行雷达信号处理算法,探讨了高性能计算在雷达信号处理中的应用技术发展趋势。

关键词: 雷达信号处理, 高性能计算, 并行计算, 图形处理器, 加速器, 并行编程模型, 开放计算语言, 流水线

Abstract:

With the development of software defined radar technology and the ever-increasing complexity of signal processing algorithms, high performance computing hardware such as multi-core CPU and graphics processing unit has been widely used in radar system. This study focuses on recent technological progress of software and hardware for high performance computing, and briefly analyzes and reviews the technical characteristics of parallel computing models including CUDA, OpenCL, OpenMP, MPI and Pthread. A CPU-based parallel radar signal processing algorithm is designed using multi-threaded pipeline technology. The development trend for radar signal processing using high-performance computing in the future is prospected.

Key words: radar signal processing, high performance computing, parallel computing, GPU, accelerator, parallel programming model, OpenCL, pipeline

中图分类号:

TP391

耿昭谦,朱虎明,李旭明,陈梅青,杨贵鹏. 基于高性能计算的雷达信号处理研究综述[J]. 电子科技, 2021, 34(9): 1-6.

GENG Zhaoqian,ZHU Huming,LI Xuming,CHEN Meiqing,YANG Guipeng. A Review: Radar Signal Processing Based on High Performance Computing[J]. Electronic Science and Technology, 2021, 34(9): 1-6.

图/表 1

参考文献 20

[1]	廉志玲. 一种PD雷达信号处理系统的并行实现[J]. 电子科技, 2015, 28(7):5-7.
	Lian Zhiling. Implementation of a parallel signal processing system of PD radar[J]. Electronic Science and Technology, 2015, 28(7):5-7.
[2]	Monica D, Enrico L, Javier A. Weather radar data processing on graphic cards[J]. The Journal of Supercomputing, 2017, 74(2):868-885. doi: 10.1007/s11227-017-2166-8
[3]	Cui Z Y, Quan H B, Cao Z J, et al. SAR target CFAR detection via GPU parallel operation[J]. IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing, 2018, 11(12):4884-4894. doi: 10.1109/JSTARS.4609443
[4]	Mónica D, Areta J, Tinetti F G. Synthetic aperture radar signal processing in parallel using GPGPU[J]. The Journal of Supercomputing, 2016, 72(2):451-467. doi: 10.1007/s11227-015-1572-z
[5]	Beauchamp R M, Tanelli S, Peral E, et al. Pulse compression waveform and filter optimization for spaceborne cloud and precipitation radar[J]. IEEE Transactions on Geoscience & Remote Sensing, 2017, 55(2):915-931.
[6]	Li Z, Santi F, Pastina D, et al. Multi-frame fractional Fourier transform technique for moving target detection with space-based passive radar[J]. IET Radar Sonar & Navigation, 2017, 11(5):822-828. doi: 10.1049/rsn2.v11.5
[7]	Georgis G, Lentaris G, Reisis D. Acceleration techniques and evaluation on multi-core CPU,GPU and FPGA for image processing and super-resolution[J]. Journal of Real-Time Image Processing, 2019(16):1207-1234.
[8]	Amir H R, Taberner A J, Nash M P, et al. Suitability of recent hardware accelerators (DSPs, FPGAs, and GPUs) for computer vision and image processing algorithms[J]. Signal Processing Image Communication, 2018, 68(1):101-119. doi: 10.1016/j.image.2018.07.007
[9]	Ahmad S, Boppana V, Ganusov I, et al. A 16-nm multiprocessing system-on-chip field-programming gate array platform[J]. IEEE Micro, 2016, 36(2):48-62.
[10]	Hwang Y S, Lin H H, Pai S H, et al. GPUBlocks:GUI programming tool for CUDA and OpenCL[J]. Journal of Signal Processing Systems, 2018, 91(2):235-245. doi: 10.1007/s11265-018-1395-2
[11]	Vasco A, Beatriz N, Miguel G, et al. Programming languages for data-Intensive HPC applications:A systematic mapping study[J]. Parallel Computing, 2020, 91(1):1-17.
[12]	Zhu H M, Wu Y F, Li P, et al. A parallel non-local means denoising algorithm implemtation with OpenMP and OpenCL on Intel Xeon Phi[J]. Journal of Computational Science, 2016, 17(3):591-598. doi: 10.1016/j.jocs.2016.07.001
[13]	Dinan J, Balaji P, Buntinas D, et al. An implementation and evaluation of the MPI 3.0 one-sided communication interface[J]. Concurrency and Computation:Practice and Experience, 2016, 28(17):4385-4404. doi: 10.1002/cpe.v28.17
[14]	罗政. 基于多核众核架构的并行雷达信号处理算法研究[D]. 西安:西安电子科技大学, 2018.
	Luo Zheng. Parallel radar signal processing based on multi-core and many core architecture[D].Xi'an: Xidian University, 2018.
[15]	Yu J C, Li X M, Hu S Q, et al. Realization and optimization of pulse compression algorithm on OpenCL-Based FPGA heterogeneous computing platform[C]. Singapore:International Conference on Signal and Information Processing,Networking and Computers, 2017.
[16]	Kharin A, Vityazev S, Vityazev V, et al. Parallel FFT implementation on TMS320c66x multicore DSP[C]. Piscataway:The Sixth European Embedded Design in Education and Research Conference, 2014.
[17]	魏梦瑶. 基于X86架构CPU的雷达信号处理算法研究[J]. 电子科技, 2017, 30(5):55-57.
	Wei Mengyao. Research on radar signal processing based on the X86 CPU[J]. Electronic Science and Technology, 2017, 30(5):55-57.
[18]	杨来富. 基于刀片服务器的某雷达软件化设计与实现[D]. 西安:西安电子科技大学, 2019.
	Yang Laifu. Software-based design and realization of the radar based on the blade server[D]. Xi’an:Xidian University, 2019.
[19]	Shata K, Elteir M K, El-Zoghabi A A. Optimized implementation of OpenCL kernels on FPGAs[J]. Journal of Systems Architecture, 2019, 97(3):491-505. doi: 10.1016/j.sysarc.2019.02.013
[20]	魏可友, 黄康, 梁广, 等. 基于PRI的雷达信号综合分选方法[J]. 电子设计工程, 2017, 25(1):190-193.
	Wei Keyou, Huang Kang, Liang Guang, et al. A new integrated method of radas signal sorting based on PRI[J]. Electronic Design Engineering, 2017, 25(1):190-193.

硬件	典型产品	计算能力 /FLOPs	并行编程模型	并行算法开发难度	开发周期
DSP	TMS320C6678	160 G	OpenMP OpenCL	较难	较长
CPU	Xeon Platinum 9200	4.5 T	OpenMP OpenCL Pthread MPI	容易	短
GPU	Tesla V100	15 T	CUDA OpenCL	中等	短
FPGA	Agilex	11.8 T	OpenCL VHDL	难	较长

基于高性能计算的雷达信号处理研究综述

A Review: Radar Signal Processing Based on High Performance Computing

RichHTML

PDF (PC)

赞

可视化

摘要/Abstract

引用本文

使用本文

图/表 1

参考文献 20

相关文章 15

Metrics

本文评价

推荐阅读 7

[1]	汪杨,王晓蕾,袁子昂,袁儒明. 一种基于NoC多核系统的矩阵乘法映射技术[J]. 电子科技, 2021, 34(5): 54-60.
[2]	龚家亮,唐清善,白创. 基于FPGA的高效并行HDMI 2.0编码器设计[J]. 电子科技, 2021, 34(4): 34-40.
[3]	晏子杰,王京梅,陈卓,刘宇. 软件可编程的FPGA网络测量引擎技术实现[J]. 电子科技, 2021, 34(2): 27-32.
[4]	范健华，李春林. 基于FPGA的Keystone变换算法设计和实现[J]. , 2016, 29(6): 54-.
[5]	张亚运,孟李林,景博利. H.264解码器的帧内预测优化[J]. , 2016, 29(4): 63-.
[6]	范文晶 1，王召利 2，王惠娟 1，费聚锋 2，李萧萧 1. 基于FPGA的无损图像压缩算法实现[J]. , 2016, 29(11): 126-.
[7]	张静. 某雷达信号处理板的硬件设计与实现[J]. , 2015, 28(6): 147-.
[8]	薛炜澎,肖铁军,喻金华. DNxHD视频编码的码率控制算法及其FPGA实现[J]. , 2015, 28(4): 46-.
[9]	刘超,庄圣贤,刘思佳,谢茂军. 基于FPGA的三相电网故障环境下锁相技术分析[J]. , 2014, 27(9): 148-.
[10]	李飞雄,蒋林. 一种结构新颖的流水线Booth乘法器设计[J]. , 2013, 26(8): 46-.
[11]	王跃进. 印铁包装罐头在自动化流水线分布状况检测[J]. , 2013, 26(8): 157-.
[12]	马志刚,庞少龙,贾振月. 基于FPGA的LDPC编码实现与验证[J]. , 2013, 26(8): 160-.
[13]	邓惠子,韩俊刚,马超,杨婷,查理. 改进的三维剪裁算法及其硬件设计[J]. , 2013, 26(7): 1-.
[14]	戈勇,李华,宁永成. 基于FPGA的DES加密算法实现[J]. , 2013, 26(7): 172-.
[15]	刘宏义,杨明,肖瑜. 基于可编程图形硬件的音频信号处理技术[J]. , 2013, 26(10): 60-.