| [1]Venkatraman V, Burleson W. Impact of Process Variations on Multi-level Signaling for On-chip Interconnects[C]//Proc of the 18th International conference on VLSI Design. Kolkata: IEEE Computer Society, 2005: 362-367.
[2]Raghunandan C, Sainarayanan K S, Srinivas M B. Impact of Process Variations on Bus-encoding Schemes for Delay Minimization in VLSI Interconnects[C]//Signal Propagation on Interconnects. Genova: IEEE Computer Society, 2007: 254-258.
[3]Lu Xiang, Li Zhuo, Qiu Wangqi, et al. Longest-path Selection for Delay Test under Process Variation[J]. Computer-Aided Design of Integrated Circuits and Systems, 2005, 24(12): 1924-1929.
[4]Demircan E. Effects of Interconnect Process Variations on Signal Integrity[C]//International SOC Conference. Austin: Institute of Electrical and Electronics Engineers Inc, 2006: 281-284.
[5]Agarwal K, Agarwal M, Sylvester D, et al. Statistical Interconnect Metrics for Physical-design Optimization[J]. Computer-Aided Design of Integrated Circuits and Systems, 2006, 25(7): 1273-1288.
[6]李鑫, Wang J M, 唐卫清, 等. 基于工艺参数扰动的随机互连线时延分析[J]. 半导体学报, 2008, 29(2): 304-309.
Li Xin, Wang J M, Tang Weiqing, et al. Stochastic Analysis of Interconnect Delay in the Presence of Process Variations[J]. Journal of Semiconductors, 2008, 29(2): 304-309.
[7]杨杨, 董刚, 柴常春, 等. 一种考虑工艺波动的RC互连延时统计模型[J]. 系统仿真学报, 2010, 22(3): 584-588.
Yang Yang, Dong Gang, Chai Changchun, et al. A Novel Statistical Model of RC Interconnect Delay in the Presence of Process Fluctuation[J]. Journal of System Simulation, 2010, 22(3): 584-588.
[8]Yehea I, Ismail, Eby G, et al. Equivalent Elmore Delay for RLC Trees[J]. IEEE Trans on CAD, 2000,19(1): 83-97.
[9]Delorme N, Belleville M, Chilo J. Inductance and Capacitance Analytic Formulas for VLSI Interconnects[J]. Electronics Letters, 1996, 32(11): 996-997.
[10]Qi Xiaoning, Wang Gaofeng, Yu Zhiping, et al. On-chip Inductance Modeling and RLC Extraction of VLSI Interconnects for Circuit Simulation[C]//Custom Integrated Circuits Conference(CICC). Orlando: IEEE, 2000: 487-490.
[11]ITRS. The International Technology Roadmap for Semiconductors[EB/OL]. [2004-12-01]. http://www.itrs.net/statistics.html, 2004. |
