用于片上网络的准延时不敏感全异步仲裁器

doi:10.3969/j.issn.1001-2400.2011.03.014

J4 ›› 2011, Vol. 38 ›› Issue (3): 83-89.doi: 10.3969/j.issn.1001-2400.2011.03.014

用于片上网络的准延时不敏感全异步仲裁器

管旭光；杨银堂；朱樟明

(西安电子科技大学微电子研究所，陕西西安 710071)

收稿日期:2010-04-20 出版日期:2011-06-20 发布日期:2011-07-14
通讯作者: 管旭光
作者简介:管旭光(1983-)，男，西安电子科技大学博士研究生，E-mail: guanxuguang_5@126.com．
基金资助:
国家自然科学基金资助项目(60725415, 60971066);国家863计划资助项目(2009AA01Z258,2009AA01Z260);国家重大科技专项资助项目(2009ZX01034-002-001-005)

Quasi delay-insensitive full asynchronous arbiter for the network on chips

GUAN Xuguang；YANG Yintang；ZHU Zhangming

(Research Inst. of Microelectronics, Xidian Univ., Xi'an 710071， China)

Received:2010-04-20 Online:2011-06-20 Published:2011-07-14
Contact: GUAN Xuguang

摘要/Abstract

摘要：

针对传统片上网络不同方向请求信号之间的优先级动态变化带来的服务质量问题，设计了一种延时不敏感全异步仲裁器．这种仲裁器具有自检测优先级功能，可以通过动态检测输入请求的优先级变化来自动选择两种输出方式(优先输出方式和顺序输出方式)，解决了传统片上网络中的静态仲裁机制带来的端口服务固定化问题．通过将输入请求锁存使仲裁模块和输出模块解耦合，大大提高了仲裁的稳定性．使用门限门使整个仲裁器准延时不敏感．最后，在0.18μm标准CMOS工艺下实现了此仲裁器，结果表明，此全异步仲裁器平均仲裁时间为1.175ns，平均动态功耗为1.53mW，可以满足高速片上网络的仲裁要求．

关键词: 片上网络, 动态仲裁器, 全异步, 门限门, 准延时不敏感

Abstract:

This paper proposes a quasi delay-insensitive full asynchronous arbiter for the network on chips. With the function of priority self-detection, it improves the quality of service given by the priority variations of data packages from different directions. It can automatically select one of output schemes according to dynamically detecting the changes of priority in data packages, solving the problems of ports priority fixation in the conventional static arbitration mechanism. The stability of arbitration is greatly enhanced owing to decoupling the arbitration module from the output module by locking input requests. The application of the threshold gate makes the whole arbiter quasi delay-insensitive. The arbiter is implemented in 0.18μm standard CMOS technology. Results have shown that the average arbitration time is 1.175ns with average dynamic power consumption of 1.53mW, which can fulfill the demand of high-speed on-chip data package arbitration.

Key words: network on chips, dynamic arbitration, full asynchronous, threshold gate, quasi delay-insensitive

管旭光；杨银堂；朱樟明. 用于片上网络的准延时不敏感全异步仲裁器[J]. J4, 2011, 38(3): 83-89.

GUAN Xuguang；YANG Yintang；ZHU Zhangming. Quasi delay-insensitive full asynchronous arbiter for the network on chips[J]. J4, 2011, 38(3): 83-89.

参考文献

［1］ Shan Yan, Lin B. Custom Networks-on-Chip Architectures with Multicast Routing ［J］. IEEE Trans on Very Large Scale Integration Systems, 2009, 17(3): 342-355.
［2］ Mohsen S, Ali A K, Zainalabedin N. A Low-power High-throughput Link Splitting Router for NoCs ［J］. Journal of Zhejiang University: Science A, 2008, 9(12): 1708-1714.
［3］徐阳扬, 周端, 杨银堂, 等. 非对称GALS系统异步接口设计［J］. 西安电子科技大学学报, 2007, 34(2): 294-297.
Xu Yangyang, Zhou Duan, Yang Yintang, et al. Unsymmetrical Interface Design in GALS ［J］. Journal of Xidian University, 2007, 34(2): 294-297.
［4］杨银堂, 徐阳扬, 周端, 等. 异步超前进位加法器设计［J］. 西安电子科技大学学报, 2009, 36(1): 33-37.
Yang Yintang, Xu Yangyang, Zhou Duan, et al. Design of the Asynchronous CLA Adder ［J］. Journal of Xidian University, 2009, 36(1): 33-37.
［5］ International Technology Roadmap for Semiconductors ［EB/OL］. ［2005-00-00］. Http://www.itrs.net/home.html.
［6］ Dally W J, Towles B. Route Packets, Not Wires: On-Chip Interconnection Networks ［C］//Proc DAC. Las Vegas: IEEE, 2001: 684-689.
［7］ Radu M. On-chip Networks: Two Sides of the Same Coin ［J］. IEEE Design & Test of Computers, 2010, 24(4): 80.
［8］ Martina M, Masera G. Turbo NOC: a Framework for the Design of Network-on-Chip-Based Turbo Decoder Architectures ［J］. IEEE Trans on Circuits and Systems, 2010, 57(10): 2776-2789
［9］ Horak M N, Nowick S M, Carlberg M, et al. A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors ［C］//Fourth ACM/IEEE International Symposium on Networks-on-Chip (NOCS). Grenoble: IEEE, 2010: 43-50.
［10］ Feliciian F, Furber S B. An Asynchronous On-chip Network Router with Quality-of-Service (QoS) Support ［C］//Proceedings of IEEE International SOC Conference. Santa Clara: IEEE, 2004: 274-277.
［11］ Zid M, Zitouni A, Baganne A, et al. New Generic GALS NoC Architectures with Multiple QoS ［C］//International Conference on Design and Test of Integrated Systems in Nanoscale Technology. La Marsa: IEEE, 2006: 345-349.
［12］ Rigaud J B, Quartana J, Fesquet L, et al. High-level Modeling and Design of Asynchronous Arbiters For On-chip Communication Systems ［C］//Proceedings of Design, Automation and Test in Europe Conference and Exhibition. Paris: IEEE, 2002: 1090.

[1]	臧明相;王勐;周文宏;陈会仓. 改进混合蛙跳优化的片上网络低功耗映射算法[J]. J4, 2015, 42(1): 118-123.
[2]	臧明相;王婷;周文宏. 类电磁优化的片上网络低功耗映射算法[J]. J4, 2014, 41(4): 82-86+93.
[3]	刘毅;陈博;杨银堂;刘刚. 一种高速低功耗的NoC时钟网络设计[J]. J4, 2013, 40(3): 115-120.
[4]	姚磊;蔡觉平;李赞;张海林;王韶力. 2D-Mesh结构片上网络无虚通道容错路由算法[J]. J4, 2012, 39(6): 26-33.
[5]	邓植;顾华玺;杨银堂;曾代兵. 基于人工蜂群算法的低能耗高性能NoC映射[J]. J4, 2012, 39(2): 114-119.
[6]	杨延飞;朱樟明;周端;杨银堂. 用于片上网络的延时无关异步动态优先级仲裁器[J]. J4, 2012, 39(1): 42-48+110.
[7]	张剑贤;周端;杨银堂;赖睿;高翔. 一种低能耗的片上网络映射算法[J]. J4, 2011, 38(4): 95-100.
[8]	刘毅;杨银堂;周东红. 一种面向片上网络的多时钟路由器设计[J]. J4, 2011, 38(2): 146-150.
[9]	刘有耀;韩俊刚. 一种星簇双环片上网络拓扑结构[J]. J4, 2009, 36(6): 1063-1069.

用于片上网络的准延时不敏感全异步仲裁器

Quasi delay-insensitive full asynchronous arbiter for the network on chips

PDF (PC)

赞

可视化

被引次数

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 9

Metrics

本文评价

推荐阅读 10