一种精简的高速率功率MOS驱动器

doi:10.3969/j.issn.1001-2400.2012.02.028

J4 ›› 2012, Vol. 39 ›› Issue (2): 168-174.doi: 10.3969/j.issn.1001-2400.2012.02.028

一种精简的高速率功率MOS驱动器

何惠森¹,²;来新泉^1,2;许文丹³;赵永瑞^1,2;田磊⁴;杜含笑^1,2

(1. 西安电子科技大学电路CAD研究所，陕西西安 710071;
2. 西安电子科技大学超高速电路设计与电磁兼容教育部重点实验室，陕西西安 710071;
3. 西安航空技术高等专科学校图书馆，陕西西安 710071;
4. 西安邮电学院电子工程学院，陕西西安 710121)

收稿日期:2011-03-17 出版日期:2012-04-20 发布日期:2012-05-21
通讯作者: 何惠森
作者简介:何惠森(1983-)，男，西安电子科技大学博士研究生，E-mail: xqlai@mail.xidian.edu.cn．
基金资助:
国家自然科学基金资助项目(60876023)

High-speed gate driver with a simple structure for power MOSFET

HE Huisen^1,2;LAI Xinquan^1,2;XU Wendan³;ZHAO Yongrui^1,2;TIAN Lei⁴;DU Hanxiao^1,2

(1. Research Inst. of Electronic CAD, Xidian Univ., Xi'an 710071， China;
2. Ministry of Education Key Lab. of High-Speed Circuit Design and EMC, Xidian Univ., Xi'an 710071， China;
3. Library, Xi'an Aerotechnical Collage, Xi'an 710071， China;
4. School of Electronic Eng., Xi'an Univ. of Posts ＆ Telecommunications, Xi'an 710121， China)

Received:2011-03-17 Online:2012-04-20 Published:2012-05-21
Contact: HE Huisen

摘要/Abstract

摘要：

设计了一种具有新颖的死区产生方法的高压功率MOS驱动电路，利用电阻调节驱动MOS管栅极电容充放电的时延，来产生极短的死区时间，可精简电路结构，提高驱动速率，并且无需电流偏置，就能有效降低电流源噪声．基于0.4μm BCD工艺，经Cadence环境下进行仿真验证．结果表明，该驱动电路能够产生10ns以下的死区时间，且传输时延低于70ns．对采用该驱动电路的一款功率因数校正芯片进行测试，驱动输出开关信号的上升沿时间为90ns，下降沿时间为55ns．功率因数可达0.995，总谐波失真为6.5％．

关键词: 驱动电路, 功率MOSFET, 功率因数校正, BCD工艺, 死区时间

Abstract:

A novel gate driver with a low transmission delay and ultra-low dead-time is proposed for driving power MOSFET. It controls the charge time and discharge time of the gate capacitor for minimizing dead-time, and no extra current bias and logic circuits are required, so it can simplify the driver circuit and reduce the noise in the current bias. Based on the 0.4 μm BCD process, the simulation is done in the Cadence environment, with good performance observed where the dead-time is below 10ns and the transmission delay is below 70ns. Then a Power Factor Correction (PFC) IC which utilizes this gate driver is tested for validation, and the test results indicate that the t_rise and t_{f_all} are 90ns and 55ns respectively that the power factor is 0.995, and that the Total Harmonic Distortion (THD) is as low as 6.5％.

Key words: driver circuits, power MOSFET, power factor correction, BCD process, dead time

中图分类号:

TN386

何惠森;来新泉;许文丹;赵永瑞;田磊;杜含笑. 一种精简的高速率功率MOS驱动器[J]. J4, 2012, 39(2): 168-174.

HE Huisen;LAI Xinquan;XU Wendan;ZHAO Yongrui;TIAN Lei;DU Hanxiao. High-speed gate driver with a simple structure for power MOSFET[J]. J4, 2012, 39(2): 168-174.

参考文献

［1］ Li Yani, Yang Yintang, Zhu Zhangming. Low-power Variable Frequency PFC Converters［J］. Journal of Semiconductors, 2010, 31(1): 015008-1-015008-5.
［2］ Qiu Weihong, Mercer S, Liang Zhixiang, et al. Driver Deadtime Control and Its Impact on System Stability of Synchronous Buck Voltage Regulator［J］. IEEE Trans on Power Electronics, 2008, 23(1): 163-171.
［3］叶强, 来新泉, 代国定, 等. 一种新颖的D类音频功率放大器驱动电路［J］. 半导体学报, 2007, 28(9): 1477-1481.
Ye Qiang, Lai Xinquan, Dai Guoding, et al. Novel Driver for Class-D Audio Power Amplifier［J］. Journal of Semiconductors, 2007, 28(9): 1477-1481.
［4］史凌峰, 王庆斌, 许文丹, 等. 用于APFC低功耗MOSFET驱动电路的设计［J］. 西安电子科技大学学报, 2011, 38(1): 54-58.
Shi Lingfeng, Wang Qingbin, Xu Wendan, et al. Design of Low-Power MOSFET Driver Circuit for APFC［J］. Journal of Xidian University, 2011, 38(1): 54-58.
［5］叶强, 来新泉, 许录平, 等. 基于可调电荷泵的双模式高压开关控制器［J］. 固体电子学研究与进展, 2009, 29(1): 83-88.
Ye Qiang, Lai Xinquan, Xu Luping, et al. Design of Dual-mode High-voltage Switch Controller Based on Adjustable Charge Pump［J］. Research ＆ Progress oF SSE, 2009, 29(1): 83-88.
［6］ Tzeng R H, Chen C L. A Low-Consumption Regulated Gate Driver for Power MOSFET［J］. IEEE Trans on Power Electronics, 2009, 24(2): 532-539.
［7］ Lin Yongkai, Lai Y S. Dead-Time Elimination Method and Current Polarity Detection Circuit for Three-Phase PWM-Controlled Inverter［C］//IEEE Energy Conversion Congress and Exposition. San Jose: IEEE, 2009: 83-90.
［8］袁冰, 来新泉, 贾新章, 等. 片内频率补偿实现电流模DC-DC高稳定性［J］. 西安电子科技大学学报, 2008, 35(4): 685-690.
Yuan Bing, Lai Xinquan, Jia Xinzhang, et al. Implementation of High Stability with On-chip Frequency Compensation in a Current Mode DC-DC Converter［J］. Journal of Xidian University, 2008, 35(4): 685-690.
［9］邓兰萍, 王纪民. LDMoS低功耗自恢复电平移位电路设计［J］. 半导体学报, 2005, 26(10): 2028-2031.
Deng Lanping, Wang Jimin. A Lower Power Consumption,Self Returning Voltage Level Shifter Circuit Implemented with LDMOS［J］. Journal of Semiconductors, 2005, 26(10): 2028-2031.
［10］ Khorasani M, van den Berg L, Marshall P, et al. Low-Power Static and Dynamic High-Voltage CMOS Level-Shifter Circuits［C］//IEEE International Symposiumon Circuits and Systems. Seattle: IEEE, 2008: 1946-1949.

[1]	徐冬冬;张宇;聂婷;张星祥;任建岳. 小型CMOS相机系统设计及其硬件实现[J]. 西安电子科技大学学报, 2016, 43(4): 117-122.
[2]	李娅妮;杨银堂;朱樟明;强玮;刘帘曦. 单周期CRM PFC转换器的零交越失真优化设计[J]. J4, 2012, 39(2): 108-113.
[3]	刘帘曦;杨银堂;朱樟明. 一种峰值电流控制模式的大功率DC-DC转换器芯片设计[J]. J4, 2011, 38(2): 135-140.
[4]	史凌峰;王庆斌;许文丹;苗紫晖. 用于APFC的低功耗MOSFET驱动电路设计[J]. J4, 2011, 38(1): 54-58+65.
[5]	李娅妮;杨银堂;朱樟明. 双环控制单周期PFC转换器高层次模型及电路[J]. J4, 2010, 37(4): 608-612.
[6]	沈思宽;张军;陆光华. 彩色表面放电型等离子体显示器驱动电路[J]. J4, 1999, 26(4): 475-480.
[7]	暂时无作者信息. 等离子体平板显示器驱动电路的研制[J]. J4, 1999, 26(2): 0-0.

一种精简的高速率功率MOS驱动器

High-speed gate driver with a simple structure for power MOSFET

PDF (PC)

赞

可视化

被引次数

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 7

Metrics

本文评价

推荐阅读 0