信号完整性设计中的抖动与振铃消除技术

doi:10.3969/j.issn.1001-2400.2012.06.022

J4 ›› 2012, Vol. 39 ›› Issue (6): 136-141.doi: 10.3969/j.issn.1001-2400.2012.06.022

信号完整性设计中的抖动与振铃消除技术

佟星元¹;朱樟明²;杨银堂²;孔亮²

(1. 西安邮电大学陕西省通信专用集成电路设计工程研究中心，陕西西安 710121；
2. 西安电子科技大学微电子学院，陕西西安 710071)

收稿日期:2011-07-28 出版日期:2012-12-20 发布日期:2013-01-17
通讯作者: 佟星元
作者简介:佟星元(1984-)，男，讲师，博士，E-mail: mayxt@126.com．
基金资助:
国家自然科学基金资助项目(61204029);陕西省教育厅专项科研计划资助项目(12JK0542);西安邮电大学青年教师科研基金资助项目(1010437);西安邮电大学博士科研启动基金资助项目(1011205)

Jitter and ringing cancellation techniques for signal integrity design

TONG Xingyuan¹;ZHU Zhangming²;YAN Yintang²;KONG Liang²

(1. Communication ASIC Design Eng. Center, Xi'an Univ. of Posts ＆ Telecommunications, Xi'an 710121， China;
2. School of Microelectronic, Xidian Univ., Xi'an 710071， China)

Received:2011-07-28 Online:2012-12-20 Published:2013-01-17
Contact: TONG Xingyuan

摘要/Abstract

摘要：

针对高速信号传输中码间干扰引起的抖动问题，提出了一种新型电流模式预加重电路，与传统结构相比，该新型电路不仅降低了电路复杂度，而且通过双边沿预加重提高了工作速度．针对低压差分信号传输的振铃问题，在考虑芯片压焊线模型以及负载的情况下，提出了一种基于阻抗匹配方法的振铃消除技术，有效缓解了输出振铃现象．通过对仿真和测试眼图进行讨论，验证了新方法的实用性．

关键词: 信号完整性, 抖动, 预加重电路, 振铃, 阻抗匹配

Abstract:

This paper focus mainly on the research on jitter and ringing for signal integrity design. To optimize the jitter caused by ISI (ISI: Inter-Symbol Interference) during high speed signal transmission, a novel current-mode pre-emphasis circuit is presented. Compared with the traditional structure, this novel circuit not only improves the operation speed by pre-emphasizing in both the posedge and negedge of the signal, but also reduces the circuit complexity. Furthermore, with the consideration of the bonding wire model and the chip load, a technique based on impedance matching is proposed to reduce the ringing in LVDS(Low-Voltage Differential Signaling). Simulation and measurement results of the eye-diagram are analyzed, proving the applicability of the proposed circuit and technique.

Key words: signal integrity, jitter, pre-emphasis circuit, ringing, impedance matching

中图分类号:

TN431.2

佟星元;朱樟明;杨银堂;孔亮. 信号完整性设计中的抖动与振铃消除技术[J]. J4, 2012, 39(6): 136-141.

TONG Xingyuan;ZHU Zhangming;YAN Yintang;KONG Liang. Jitter and ringing cancellation techniques for signal integrity design[J]. J4, 2012, 39(6): 136-141.

参考文献

［1］ Chen M D, Silva-Martinez J, Nix M, et al. Low-Voltage Low-Power LVDS Drivers ［J］. IEEE Journal of Solid-State Circuits, 2005, 40(2): 472-479.
［2］ Yan Y, Szymanski T H. Low Power High Speed I/O Interfaces in 0.18μm CMOS ［C］//ICECS2003. Sharjah: IEEE, 2003: 826-829.
［3］ Sun Jiaxing, Ye Qing, Zhou Yumei, et al. Signal Integrity for 0.18μm CMOS Technology ［J］. Chinese Journal of Semiconductors, 2003, 24(10): 1030-1033.
［4］ Rysin A, Livshits P, Sofer S, et al. Inter-symbol Interference (ISI) in On-die Transmission Lines ［C］//COMCAS 2009. Tel Aviv: IEEE, 2009: 1-5.
［5］孔亮. 模拟集成电路信号完整性中抖动与振铃问题的研究［D］. 西安: 西安电子科技大学, 2010.
［6］ Stievano I S, Maio I A, Canavero E G, et al. Behavioral Macromodels of Differential Drivers with Pre-emphasis ［C］//SPI2005. Garmisch-Partenkirchen: IEEE, 2005: 129-132.
［7］ Choi S W, Lee H B, Park H J. A Three-Data Differential Signaling over Four Conductors with Pre-Emphasis and Equalization: a CMOS Current Mode Implementation ［J］. IEEE Journal of Solid-State Circuits, 2006, 41(3): 633-641.
［8］韦雪明, 李平. 一种2.5Gb/s带预加重结构的低压差分串行发送器［J］. 微电子学, 2010, 40(6): 770-773.
Wei Xueming, Li Ping. A 2.5Gb/s LVDS Transmitter with Pre-emphasis ［J］. Microelectronics Journal, 2010, 40(6): 770-773.
［9］ Djahanshahi H, Hansen F, Salama C A T. Gigabit-per-Second, ECL-Compatible I/O Interface in 0.35-μm CMOS ［J］. IEEE Journal of Solid-State Circuits, 1999, 34(8): 1074-1083.
［10］ Taguchi M, Shi K. Signal Transmission with Reduced Ring of Signals: U.S. Patent, 2002/0000847 ［P］. 2002-01-03.
［11］张昌骏. 信号完整性分析基础系列-时钟的抖动测量与分析［J］. 前沿技术, 2010, 29(2): 7-11.
Zhang Changjun. Signal Integrity Analysis Series-measurement and Analysis of Clock Jitter ［J］. Frontier Technologies, 2010, 29(2): 7-11.
［12］ Agrawal A P. Design Considerations for Digital Interconnects in Lossy Dielectric Medium ［C］//41st ARFTG Conference Digest-Spring. Atlanta: IEEE, 1993: 113-126.
［13］ Johnson H, Graham M. High-Speed Digital Design: a Handbook of Black Magic ［M］. Englewood Cliffs: Prentice Hall PTR, 2003: 133-244.
［14］ Young B. Digital Signal Integrity Modeling and Simulation with Interconnects and Packages ［M］. Upper Saddle River: Prentice Hall, 2000: 88.
［15］ Karim N, Agrawal A P. Plastic Packages' Electrical Performance: Reduced Bond Wire Diameter ［R/OL］. ［2011-06-01］. http://www.amkor.com/services/electrical/newabstr.pdf.

[1]	张明哲,邬海峰,魏世哲. 针对宽带功率放大器设计的人工神经网络算法[J]. 西安电子科技大学学报, 2019, 46(6): 118-124.
[2]	王乐;赵志鹏;李亚楠;刘金海;尹应增;李晖. 多阶阻抗匹配与宽频带天线的设计分析[J]. 西安电子科技大学学报, 2018, 45(5): 69-74.
[3]	张瑛;马凯学;张翼;张长春;周洪敏. 2.5～14.5GHz分布式功率放大器设计[J]. 西安电子科技大学学报, 2018, 45(1): 88-92+155.
[4]	高会生;方子希. PTN时分复用业务的时延抖动分析模型[J]. 西安电子科技大学学报, 2017, 44(6): 85-91+143.
[5]	杨福荣;李鹏;许万业;魏茂刚;李勋. 线缆-机箱电磁兼容分析的PEEC-MoM混合方法[J]. 西安电子科技大学学报, 2016, 43(6): 147-151+157.
[6]	谢琨1;曾平1,2;郑海红1;郭涛1. 利用自适应有序抖动块截断编码的鲁棒水印[J]. J4, 2015, 42(3): 198-204.
[7]	颜佳冰;李思佳;曹祥玉;高军;张昭;张呈辉 . 高隔离度双极化SIC微带天线设计 [J]. J4, 2015, 42(2): 180-185.
[8]	张超;岳光荣;尹华锐. 1bit脉冲超宽带接收机采样抖动性能分析方法[J]. J4, 2014, 41(1): 140-146.
[9]	鲍民权;邱智亮;姚明旿;卢卫娜. 一种适用于变长分组交换的切片式分组转发方案[J]. J4, 2013, 40(1): 1-5.
[10]	王东旅;杨俊峰;曹平;王砚方. 一种计算mBnB编码数据相关性抖动峰峰值的方法[J]. J4, 2012, 39(6): 109-113+161.
[11]	高崧;李玉山;闫旭. 一种补偿宏模型无源性的快速凸优化方法[J]. J4, 2012, 39(1): 62-66+121.
[12]	初秀琴;王飞;倪乐真;刘洋. 适用于大角度抖动的电子稳像算法[J]. J4, 2011, 38(4): 26-31.
[13]	刘毅;杨银堂;梅伟锋;张旭. 一种NoC路由器间互连线的自适应驱动方法[J]. J4, 2010, 37(1): 28-32.
[14]	史琰;盛敏. 宽带无线接入网中一种编码调度算法研究 [J]. J4, 2008, 35(3): 388-394.
[15]	唐世悦1;杨俊峰2. 快速评估串行信道中DDJ性能的研究 [J]. J4, 2007, 34(5): 849-852.

信号完整性设计中的抖动与振铃消除技术

Jitter and ringing cancellation techniques for signal integrity design

PDF (PC)

赞

可视化

被引次数

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

Metrics

本文评价

推荐阅读 10