一种新型P沟道VDMOS复合耐压终端

doi:10.3969/j.issn.1001-2400.2015.06.013

J4 ›› 2015, Vol. 42 ›› Issue (6): 70-74.doi: 10.3969/j.issn.1001-2400.2015.06.013

一种新型P沟道VDMOS复合耐压终端

蒲石;杜林;张得玺

(西安电子科技大学宽禁带半导体材料与器件教育部重点实验室，陕西西安 710071)

收稿日期:2014-06-17 出版日期:2015-12-20 发布日期:2016-01-25
通讯作者: 蒲石
作者简介:蒲石(1981-), 男, 西安电子科技大学博士研究生, E-mail: victor.pu1981@gmail.com．
基金资助:
国家重大科技专项资助项目(2008ZX01002-002)；国家自然科学基金资助项目(61106106)；中央高校基本科研业务费专项资金资助项目(K50511250008，K5051325002)

Novel combined edge termination for P-channel VDMOS

PU Shi;DU Lin;ZHANG Dexi

(Ministry of Education Key Lab. of Wide Band-Gap Semiconductor Materials and Devices, Xidian Univ., Xi'an 710071, China)

Received:2014-06-17 Online:2015-12-20 Published:2016-01-25
Contact: PU Shi

摘要/Abstract

摘要：

针对终端结构耐压的提高，研究了高压P沟道垂直导电双扩散型场效应晶体管的场限环和场板复合耐压终端结构，提出了一种采用单N+偏移区场限环和多级场板复合的耐压终端结构．仿真发现，该结构能更有效地改善器件主结的边缘电场分布，从而提高了器件的整体击穿电压．根据以上理论，将该结构运用在一款大功率P沟道垂直导电双扩散型场效应晶体管器件上．经流片测试结果表明，该P沟道垂直导电双扩散型场效应晶体管器件样品的击穿电压为-90V，与仿真结果中主结击穿电压达到-91V有很好的吻合，证明了该结构设计的正确性．

关键词: P沟道垂直导电双扩散型场效应晶体管, 终端结构, 场限环, N+偏移区, 多级场板

Abstract:

This paper is focused on the improvement of the breakdown voltage for P-channel Vertical Double-diffuse MOSFET(VDMOS), mainly on the structure that is combined with the field limiting ring and the field plate. Based on their basic theories, this paper presents a novel junction termination for P-channel VDMOS with a structure of an N+ offset region field limiting ring and two multistep field plates. Simulation results have proved its effective improvement on the electric field distribution at the edge of the main junction. With these achievements, an -80V P-channel VDMOS is designed and fabricated using this structure. The test for the breakdown voltage of the manufactured sample devices has been conducted and experimental results turn out to be in good accord with the simulation results, demonstrating the validity of the design.

Key words: P-channel vertical double-diffuse MOSFET, edge termination, field limiting ring, N+ offset region, multi-step field plate

中图分类号:

TN432

蒲石;杜林;张得玺. 一种新型P沟道VDMOS复合耐压终端[J]. J4, 2015, 42(6): 70-74.

PU Shi;DU Lin;ZHANG Dexi. Novel combined edge termination for P-channel VDMOS[J]. J4, 2015, 42(6): 70-74.

参考文献

［1］ Sze S M, Gibbons G. Effect of Junction Curvature on Breakdown Votage in Semiconductors［J］. Solid-state Electronics, 1966, 9(9): 831-845.
［2］陈星弼. 功率MOSFET与高压集成电路［M］. 南京:东南大学出版社,1990.
［3］ Huang H M, Chen X B. New Expressions for Non-punch-through and Punch-through Abrupt Parallel-plane Junctions Based on Chynoweth Law［J］. Journal of Semiconductors, 2013, 34(7): 63-67.
［4］ Baliga B J. Fundamentals of Power Semiconductor Devices［M］. New York: Springer-Verlag, 2008.
［5］ He J, Zhang X. A Semi-theoretical Relationship between the Breakdown Voltage of Field Plate Edge and Field Design in Planar P-N Junction Terminated with Finite Field Plate［J］. Microelectronics Journal, 2001, 32(9): 763-767.
［6］ He J, Huang R, Zhang X, et al. Analytical Model of Threedimensional Effect on Voltage and Edge Peak Field Distributions and Optimal Space for Planar Junction with a Single Field Limiting Ring［J］. Solid-state Electronics, 2001, 45(1): 79-85.
［7］ Tam W S, Siu S L, Wong O Y, et al. Modeling of Terminal Ring Structures for High-voltage Power MOSFETs［J］. Microelectronics Reliability, 2012, 52(8): 1645-1650.
［8］ Baradai N E, Sanfilippo C, Carta R, et al. An Improved Methodology for the CAD Optimization of Multiple Floating Field Limiting Ring Terminations［J］. IEEE Transactions on Electron Devices, 2011, 58(1): 266-270.
［9］ Sze S M, Kwok K N. Physics of Semiconductor Devices［M］. Third Edition. New Jersey: John Wiley ＆ Sons Incorporated, 2007.
［10］ Bose S C J V, De Souza M M, Narayanan E M S, et al. Influence of a Shallow P+Offset Region on a Novel Edge Termination Technique Using Lightly Doped P-Rings［C］//Proceedings of the International Semiconductor Conference: 1. Piscataway: IEEE, 1999: 63-66.
［11］ De Souza M M, Bose S C J V, Narayanan E M S, et al. A Novel Area Efficient Floating Limiting Ring Edge Termination Technique［J］. Solid-state Electronics, 2000, 44(8): 1381-1386.
［12］ Tihanyi J. Integrated Power Devices［C］//Technical Digest of International Electron Devices Meeting. New York: IEEE, 1982: 6-10.
［13］ Feiler W, Falck E, Gerlach W. Multistep Field Plates for High-voltage Planar p-n Junctions［J］. IEEE Transactions on Electron Devices, 1992, 39(6): 1514-1520.
［14］蒲石, 郝跃. 一种P沟VDMOS器件的研究与实现［J］. 西安电子科技大学学报, 2013, 40(6): 58-61.
Pu Shi, Hao Yue. The Development and Realization of P-channel VDMOS［J］. Journal of Xidian University, 2013, 40(6): 58-61.
［15］ Meng Q G, Li B Simulation and Analysis on Transient Performance of VDMOS［C］//Proceedings of 2nd International Conference on Measurement, Information and Control. Washington: IEEE Computer Society, 2013: 1307-1310.
［16］ Zheng S G, Zhang J, Zeng X H, et al. Design and Progress Simulation on High Voltage VDMOS［C］//Advances in Intelligent and Soft Computing. Heidelberg: Springer Verlag, 2011: 155-163.
［17］ Jiang W. Statical Simulation and Analysis on 650V VDMOS Tubes［C］//Proceedings of 2nd International Conference on Measurement, Information and Control. Washington: IEEE Computer Society, 2013: 1311-1314.

[1]	景鑫;庄奕琪;汤华莲;张丽;杜永乾. 一种新型双通道MOS开关栅压自举电路[J]. J4, 2014, 41(3): 138-144.
[2]	蒲石;郝跃. 一种P沟VDMOS器件的研究与实现[J]. J4, 2013, 40(6): 58-61.
[3]	冯焱;罗阳;陈贵灿. 具有稳定环路带宽功能的多模分数频率综合器[J]. J4, 2013, 40(5): 119-123+193.
[4]	赵丽霞;张鹤鸣;宣荣喜;胡辉勇. 应变Si_1-xGe_x (100)电子散射几率[J]. J4, 2012, 39(3): 86-89+105.
[5]	戴力;庄奕琪;景鑫;汤华莲. 一种高性能CMOS电流模Winner-take-all电路[J]. J4, 2012, 39(3): 80-85.
[6]	李先锐1;来新泉1;王松林2;李玉山1. 高精度可编程恒流驱动白光LED芯片设计研究[J]. J4, 2009, 36(3): 433-437.

一种新型P沟道VDMOS复合耐压终端

Novel combined edge termination for P-channel VDMOS

PDF (PC)

赞

可视化

被引次数

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 6

Metrics

本文评价

推荐阅读 0