应用于低压锁相环的高性能可编程电荷泵

doi:10.3969/j.issn.1001-2400.2016.02.032

西安电子科技大学学报 ›› 2016, Vol. 43 ›› Issue (2): 186-192.doi: 10.3969/j.issn.1001-2400.2016.02.032

应用于低压锁相环的高性能可编程电荷泵

梁亮;朱樟明;杨银堂

(西安电子科技大学微电子学院，陕西西安 710071)

收稿日期:2015-05-14 出版日期:2016-04-20 发布日期:2016-05-27
通讯作者: 梁亮
作者简介:梁亮(1984-)，男，西安电子科技大学博士研究生，E-mail：leo_1116@126.com．
基金资助:
国家863计划资助项目(2013AA014103)；国家自然科学基金资助项目(61234002，61322405，61306044，61376033)；电子元器件可靠性物理及其应用技术重点实验室开放基金资助项目(ZHD201302)

High-performance programmable charge pump for low voltage PLLs

LIANG Liang;ZHU Zhangming;YANG Yintang

(School of Microelectronics, Xidian Univ., Xi'an 710071, China)

Received:2015-05-14 Online:2016-04-20 Published:2016-05-27
Contact: LIANG Liang

摘要/Abstract

摘要：

提出了一种应用于低压锁相环的输出电流可编程电荷泵．该电荷泵由两个子电荷泵电路组成．每个子电荷泵都采用了反馈控制和复制偏置技术来保证输出的充/放电电流有接近理想的匹配性．利用电流求和结构，两子电荷泵在宽输出电压范围内输出电流的变化被相互补偿，从而得到相对恒定的总电流．该电荷泵可以编程输出从50μA到1.55mA变化的电流，并以50μA为最小步进．在0.1V到1.05V的宽输出电压范围内，基于0.13μm CMOS工艺的后仿真结果显示输出电流的失配率和变化率被分别限制在0.15％和5％以内．精确的匹配特性极大地减小了锁相环的静态相位误差和参考杂散，同时恒定的输出电流有利于稳定锁相环的动态特性，所以该电荷泵能满足低压宽带锁相环的应用要求．

关键词: 电荷泵, 输出电流匹配, 输出电流可编程, 锁相环

Abstract:

This paper proposes a charge pump with a programmable output current for low voltage phase-locked loops (PLLs). It consists of two sub-units both of which leverage replica bias and feedback control techniques to achieve perfect match between charging and discharging currents. With the help of the current summing structure, the output current variation in each sub charge pump can be compensated by the other. Thus, their sum current remains relatively constant in a wide output voltage range. The charge pump can be programmed to output a 50μA～1.55mA current, with a 50μA minimum step. It is designed in a 0.13μm CMOS process and the post-layout simulation demonstrates the total current mismatch and variation rates are limited in 0.15％ and 5％, over the output voltage range of 0.1～1.05V. Such precise matching greatly suppresses the reference spur and static phase error, and the good current constancy is favorable for dynamic design. Both features render our design suitable for low voltage PLLs.

Key words: charge pump, output current matching, programmable output current, phase-locked loop

梁亮;朱樟明;杨银堂. 应用于低压锁相环的高性能可编程电荷泵[J]. 西安电子科技大学学报, 2016, 43(2): 186-192.

LIANG Liang;ZHU Zhangming;YANG Yintang. High-performance programmable charge pump for low voltage PLLs[J]. Journal of Xidian University, 2016, 43(2): 186-192.

参考文献

［1］ LEVANTINO S, MARZIN G, SAMORI C, et al. A Wideband Fractional-N PLL with Suppressed Charge-pump Noise and Automatic Loop Filter Calibration ［J］. IEEE Journal of Solid-State Circuits, 2013, 48(10): 2419-2429.
［2］ GAIED D, HEGAZI E. Charge-pump Folded Noise Cancelation in Fractional-N Phase-Locked Loop ［J］. IEEE Transactions on Circuits and System II: Express Briefs, 2014, 61(6): 378-382.
［3］ MOON J W, CHOI K CI, CHOI W Y. A 0.4V, 90 ～ 350-MHz PLL with an Active Loop-filter Charge Pump ［J］. IEEE Transactions on Circuits and System II: Express Briefs, 2014, 61(5): 319-323.
［4］ YOSHIMURA T, IWADE S, MAKINO H, et al. Analysis of Pull-in Range Limit by Charge Pump Mismatch in a Linear Phase-locked Loop ［J］. IEEE Transactions on Circuits and System I: Regular Papers, 2013, 60(4): 896-907.
［5］冯焱, 罗阳, 陈贵灿. 具有稳定环路带宽功能的多模分数频率综合器［J］. 西安电子科技大学学报, 2013, 40(5): 119-123.
FENG Yan, LUO Yang, CHEN Guican. Multi-mode Fractional-N Frequency Synthesizer with a stabilized loop bandwidth ［J］. Journal of Xidian University, 2013, 40(5): 119-123.
［6］ KAMAL N, AL-SARAWI S F, ABBOTT D. Reference Spur Suppression Technique using Ratioed Current Charge Pump ［J］. Electronics Letters, 2013, 49(12): 746-747.
［7］ ZHOU J Z, WANG Z G. A High-performance CMOS Charge-pump for Phase-locked Loops ［C］//Proceedings of the International Conference on Microwave and Millimeter Wave Technology: 2. Piscataway: IEEE, 2008: 839-842.
［8］ JORAM N, WOLF R, ELLINGER F. High Swing PLL Charge Pump with Current Mismatch Reduction ［J］. Electronics Letters, 2014, 50(9): 661-663.
［9］ YAN H, QIN P, CHEN D P. A New Phase Noise Cancelling Technique for Fractional-N PLL ［C］//IEEE International Conference on Solid-State and Integrated Circuit Technology. Piscataway: IEEE, 2014: 1-3.
［10］ HATI M K, BHATTACHARY T K. A PFD and Charge Pump Switching Circuit to Optimize the Output Phase Noise of the PLL in 0.13-μm CMOS ［C］//International Conference on VLSI Systems, Architecture, Technology and Applications. Piscataway: IEEE, 2015: 1-6.
［11］ TSITUORAS A, PLESSAS F, BIRBAS M, et al. A 1V CMOS Programmable Accurate Charge Pump With Wide Output Voltage Range ［J］. Microelectronics Journal, 2011, 42(9): 1082-1089.

[1]	屈八一,程腾,俞东松,李智奇,周渭,李珊珊,刘立东. 一种高性能的全数字锁相环设计方案[J]. 西安电子科技大学学报, 2019, 46(1): 112-116.
[2]	谢琳琳;王扬;乔树山;黑勇. 用于快速锁定全数字锁相环的反馈调节算法[J]. 西安电子科技大学学报, 2018, 45(3): 91-96.
[3]	贾兆旻;李智奇;杨旭海;孙保琪;苗苗;董绍锋. 相位差群特性下的频率控制技术[J]. 西安电子科技大学学报, 2017, 44(5): 109-113.
[4]	刘术彬;朱樟明;赵扬;恩云飞;刘帘曦;杨银堂. 一种具有延迟校准功能的可编程多相位时钟电路[J]. J4, 2014, 41(6): 57-64.
[5]	景鑫;庄奕琪;汤华莲;张丽;杜永乾. 一种新型双通道MOS开关栅压自举电路[J]. J4, 2014, 41(3): 138-144.
[6]	屈八一;宋焕生;周渭;李珊珊;孟强. 一种新型不同频直接鉴相的锁相环[J]. J4, 2014, 41(2): 172-177.
[7]	张雪萍;周渭;李智奇;苗苗. 周期性信号之间的相位量子特征及其应用[J]. J4, 2012, 39(5): 181-185.
[8]	宁小玲;刘忠;罗亚松;龚立;付学志. 一种改进的水声信道载波恢复盲均衡算法[J]. J4, 2012, 39(1): 151-156.
[9]	刘鸿雁1;栾孝丰1;刘传军2. 低噪声高速全差分BiCMOS电荷泵锁相环设计[J]. J4, 2009, 36(3): 557-562.
[10]	朱志炜;郝跃;张进城. 等离子体边缘损伤的横向分布测量[J]. J4, 2002, 29(1): 92-96.
[11]	李建新;郭峰;强刚. 高速突发通信系统中伪码时钟的快速同步[J]. J4, 1998, 25(3): 0-0.
[12]	来新泉;李玉山;高德远. 用模拟标准单元法设计0.8微米CMOS数模混合PLL[J]. J4, 1998, 25(1): 0-0.
[13]	暂时无作者信息. 单片机控制步长调整的锁相环[J]. J4, 1996, 23(1): 0-0.

应用于低压锁相环的高性能可编程电荷泵

High-performance programmable charge pump for low voltage PLLs

PDF (PC)

赞

可视化

被引次数

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 13

Metrics

本文评价

推荐阅读 10