CAVLC熵编码器的FPGA高效实现

doi:10.3969/j.issn.1001-2400.2012.03.016

J4 ›› 2012, Vol. 39 ›› Issue (3): 100-105.doi: 10.3969/j.issn.1001-2400.2012.03.016

CAVLC熵编码器的FPGA高效实现

初秀琴;吴硕;常方;贺文卿

(西安电子科技大学电路CAD研究所，陕西西安 710071)

收稿日期:2011-09-27 出版日期:2012-06-20 发布日期:2012-07-03
通讯作者: 初秀琴
作者简介:初秀琴(1972-)，女，副教授，博士，E-mail: xqchu@mail.xidian.edu.cn．
基金资助:
中央高校基本科研业务费专项资金资助项目(K50510020016); 陕西省科技计划资助项目(2011K06-38)

Efficient implementation of the CAVLC entropy encoder based on FPGA

CHU Xiuqin;WU Shuo;CHANG Fang;HE Wenqing

(Research Inst. of Electronic CAD, Xidian Univ., Xi'an 710071， China)

Received:2011-09-27 Online:2012-06-20 Published:2012-07-03
Contact: CHU Xiuqin

摘要/Abstract

摘要：

针对H.264标准中基于上下文自适应可变长编码(CAVLC)算法运算复杂度高、不易于实时实现的问题，提出了CAVLC熵编码算法的高效实现体系结构．该设计实现了对宏块数据经分解后的块流中不同类型数据块的编码，克服了传统方案中只能处理一种类型数据块的局限;提出在上游模块采用逆锯齿扫描替代锯齿扫描以省去逆序操作，在不增加上游模块运算量的同时提高了CAVLC模块的效率．现场可编程门阵列(FPGA)验证结果表明，该体系结构的编码系统时钟可达147.78MHz，编码的首次延迟为32个时钟周期，吞吐延迟为16个时钟周期，可以满足高清、实时应用的编码要求．

关键词: H.264, CAVLC, 熵编码器, FPGA实现

Abstract:

Since the Context_based Adaptive Variable Length Coding (CAVLC)algorithm in H.264 has both high complexity in computation and great difficulty in real-time implementation, a high efficient architecture for this algorithm is presented. In this design, realization of encoding on different types of data blocks in the block stream sourced from the decomposition of a macro block data conquers the limitation in conventional schemes where only one type of data blocks can be processed. Replacement of zig_zag scan for reverse zig_zag scan in the upstream module results in the elimination of reverse operation and a great rise in efficiency of the CAVLC module with no increase of computation in the upstream module. Finally, results of its verification and realization on FPGA indicate that this structure has as high a maximum coding system frequency as 147.78MHz, the first coding delay of 32 clock cycles, and a throughput delay of 16 clock cycles, thus adequately meeting the requirement for high-definition and real-time applications.

Key words: H.264, CAVLC, entropy encoder, FPGA

中图分类号:

TN919.81

初秀琴;吴硕;常方;贺文卿. CAVLC熵编码器的FPGA高效实现[J]. J4, 2012, 39(3): 100-105.

CHU Xiuqin;WU Shuo;CHANG Fang;HE Wenqing. Efficient implementation of the CAVLC entropy encoder based on FPGA[J]. J4, 2012, 39(3): 100-105.

参考文献

［1］石应波, 李云松, 张建龙. 一种高效的H.264 CABAC解码器的VLSI结构［J］. 西安电子科技大学学报, 2006, 33(6): 844-898.
Shi Yingbo, Li Yunsong, Zhang Jianlong. An Efficient VLSI Architecture of the CABAC Decoder in H.264［J］. Journal of Xidian University, 2006, 33(6): 844-898.
［2］毕厚杰, 王健. 新一代视频压缩编码标准——H.264/AVC［M］. 2版. 北京: 人民邮电出版社, 2009.
［3］ Chen Jing, Chen Yongliang, Zhu Hantao, et al. The Hardware Design and Implementation for CAVLC and Exp-Golomb in H.264/AVC［C］//Advanced Communication Technology (ICACT), 2010 the 12th International Conference. Phoenix Park: ICACT, 2010: 1610-1613.
［4］ Park J, Moon J, Lee S. An Efficient VLSI Implementation of H.264/AVC Entropy Decoder［J］. Journal of Measurement Science and Instrumentation, 2010, 1: 143-146.
［5］乔飞, 魏鼎力, 杨华中. 一种适用于H.264标准的高并行度双层流水线结构CAVLC编码器［J］. 电子学报, 2010, 38(7): 1705-1710.
Qiao Fei, Wei Dingli, Yang Huazhong. Design of a Highly Parallel and Double-Level Pipelined CAVLC Encoder for H.264［J］. Acta Electronica Sinica, 2010, 38(7): 1705-1710.
［6］陶为, 唐建, 郭立. CAVLC 编码器的高速度、低复杂度结构设计［J］. 中国图象图形学报, 2011, 16(2): 202-208.
Tao Wei, Tang Jian, Guo Li. High Speed and Low Cost Architecture of CAVLC Encoder［J］. Journal of Image and Graphics, 2011, 16(2): 202-208.
［7］ Lai Y, Chou C, Chung Y. A Simple and Cost Effective Video Encoder with Memory-Reducing CAVLC［C］//Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS). Kobe: IEEE Press, 2005: 432-435.
［8］ Chien C D, Lu K P, Shih Y H, et al. A High Performance CAVLC Encoder Design for MPEG-4 AVC/H.264 Video Coding Applications［C］//Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS). Island of Kos: IEEE Press, 2006: 3838-3841.
［9］ Silva T, Vortmann J, Agostini L, et al. FPGA Based Design of CAVLC and Exp-Golomb Coders for H.264/AVC Baseline Entropy Coding［C］//Proceedings of 3rd Southern Conference on Programmable Logic. Mar del Plata: IEEE Press, 2007: 161-166.
［10］ Rahman C A, Badawy W. An Area Efficient Real-time CAVLC IP-Block towards the H.264/AVC Encoder［C］//Proceedings of IEEE Workshop on Signal Processing Systems Design and Implementation(SIPS). Banff, Alta: IEEE Press, 2006: 368-371.
［11］ Amer I, Badawy W, Jullien G. Towards MPEG-4 Part 10 System on Chip: a Visi Prototype For Context-based Adaptive Variable Length Coding (CAVLC)［C］//Proceedings of IEEE Workshop on Signal Processing Systems(SIPS). Calgary: IEEE Press, 2004: 275-279.

[1]	吴炜;陈健;宋彬. 一种新的H.264/AVC视频编码失真估计算法[J]. J4, 2013, 40(3): 1-6+35.
[2]	元辉;常义林;卢朝阳;李明. 一种降低预测模式开销的帧内预测方法[J]. J4, 2010, 37(6): 981-986+1016.
[3]	何宜宝;陈再秀;毕笃彦;马新振;赵鹏. 利用边缘方向检测实现H.264帧内预测编码的新算法[J]. J4, 2009, 36(6): 1126-1131.
[4]	张明;毕笃彦;李成;吕丹. 基于自适应块尺寸的H.264时域错误隐藏算法 [J]. J4, 2007, 34(7): 95-99.
[5]	王美华1;裴庆祺2;范科峰3. 基于脆弱水印的H.264视频完整性认证方案 [J]. J4, 2007, 34(5): 823-827.
[6]	石迎波;李云松;张建龙. 一种高效的H.264 CABAC解码器的VLSI结构[J]. J4, 2006, 33(6): 844-848.
[7]	艾达(1);常义林(1);罗忠(2);王静(2). 基于对象的H.264视频编码抗分组丢失方法[J]. J4, 2006, 33(4): 524-528.
[8]	宋彬(1);周宁兆(1);常义林(1);罗忠(2). H.264帧内预测快速算法[J]. J4, 2006, 33(1): 15-182.
[9]	宋彬;常义林;周宁兆. H.264整数变换零块的预先判决算法[J]. J4, 2005, 32(4): 518-522.

CAVLC熵编码器的FPGA高效实现

Efficient implementation of the CAVLC entropy encoder based on FPGA

PDF (PC)

赞

可视化

被引次数

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 9

Metrics

本文评价

推荐阅读 0