西安电子科技大学学报

• 研究论文 • 上一篇    下一篇

用于物联网的带滤波CMOS低功耗欠采样器设计

孟凡振1,2;刘宏1;汪明亮1;林水样1;田彤1,2   

  1. (1. 中国科学院 上海微系统与信息技术研究所,上海 201801;
    2. 中国科学院大学 电子电气与通信工程学院,北京 100049)
  • 收稿日期:2016-03-10 出版日期:2017-06-20 发布日期:2017-07-17
  • 作者简介:孟凡振(1987-),男,中国科学院上海微系统与信息技术研究所博士研究生,E-mail: fzmeng@mail.sim.ac.cn
  • 基金资助:

    国家科技重大专项资助项目(2013ZX03001017-002);上海市经信委科技攻关专项资助项目(13XI-32)

Design of the CMOS low power sub-sampler with integrated filtering for the internet of things

MENG Fanzhen1,2;LIU Hong1;WANG Mingliang1;LIN Shuiyang1;TIAN Tong1,2   

  1. (1. Shanghai Institute of Microsystem and Information Technology Chinese Academy of Sciences, Shanghai 201801, China;
    2. School of Electronic, Electrical and Communication Engineering, Univ. of Chinese Academy of Sciences, Beijing 100049, China)
  • Received:2016-03-10 Online:2017-06-20 Published:2017-07-17

摘要:

为了解决物联网无线通信中成本和功耗的问题,设计了一种带滤波功能的互补金属氧化物半导体低功耗欠采样器.基于欠采样原理利用高采样比时钟信号完成无源欠采样变频,并利用采样开关和电容级联巴伦低噪声放大器输出并联谐振负载形成带通滤波器,有效地降低了折叠噪声,改善了噪声系数.同时集成巴伦低噪声放大器代替片外巴伦产生差分信号,从而实现了系统高集成度和低功耗.针对物联网无线通信的应用,该欠采样器采用联华电子公司的65nm互补金属氧化物半导体工艺进行仿真设计.结果表明,当射频中心频率为780MHz时,该欠采样器能够在输入幅度为-90dBm情况下利用41MHz采样频率变频,实现较高的采样比和较好的带外抑制,并且在1.2V电源电压下,欠采样器电流消耗为1.6mA.此外,该欠采样器可根据不同的射频信号频率,选择合适的采样频率,灵活地实现频率变换.

关键词: 物联网, 欠采样器, 低噪声放大器, 滤波, 低功耗

Abstract:

To solve cost and power consumption problems of wireless communication of the internet of things (IoT), a CMOS low power sub-sampler with filtering is proposed. Based on the subsampling theory, the sub-sampler adopts the clock signal with the high sampling ratio to achieve the passive subsampling mixer. It incorporates the sampling switches and capacitors directly into the parallel resonant output load of the balun low noise amplifier (balun-LNA) to form the bandpass filter, which reduces noise folding to improve the noise figure. And with the integrated balun-LNA instead of the off-chip balun it generates the differential signal, which achieves high integration and low power consumption of the system. For the application of IoT wireless communication, the sub-sampler is implemented and simulated based in the UMC 65nm CMOS process. The results show that it can achieve the subsampling frequency down-conversion at the sensitivity of -90dBm by using the clock sampling frequency of 41MHz operating at the central frequency of 780MHz, which acquires a high sampling ratio and better out-band rejection, and its current consumption is 1.6mA at the 1.2V voltage supply. In addition, the proposed sub-sampler chooses the proper sampling frequency to achieve the frequency conversion flexibly, based on different RF signal frequencies.

Key words: internet of things, sub-sampler, low noise amplifier, filter, low power

Baidu
map