一种可校准的低温漂基准电流源

doi:10.3969/j.issn.1001-2400.2013.04.022

J4 ›› 2013, Vol. 40 ›› Issue (4): 130-136.doi: 10.3969/j.issn.1001-2400.2013.04.022

• Original Articles • Previous Articles Next Articles

Design of a trimmed current reference with a low temperature drift

TANG Hualian;ZHUANG Yiqi;ZHANG Li;JING Xin;DU Yongqian

(Ministry of Education Key Lab. of Wide Band-Gap Semiconductor Materials and Devices, Xidian Univ., Xi'an 710071， China)

Received:2012-05-09 Online:2013-08-20 Published:2013-10-10
Contact: TANG Hualian E-mail:lily_thl@126.com

Abstract

Abstract:

Component tolerances and mismatches due to process variations severely degrade the performance of bandgap reference circuits. Based on device mismatch models, a current reference I_ref with adjustable output current from 15μA to 80μA is designed. A compensated circuit is used to reduce the temperature drift. To achieve more accurate current reference, an 8bit bi-directional trimming array with 127 current levels is proposed. This digitally programmable array is binary weighted for accuracy and flexibility. Simulation shows that the temperature coefficient is 26ppm/℃ over the wide range of -40℃ to 120℃when the output current is 15μA. Based on the CMOS 0.13μm technology, the measurement results show that the trimmed range and precision for current reference are -14.3％·I_ref～14.3％·I_ref and 0.11％·I_ref, respectively. The circuit could be applied to high precision A/D and D/A converters.

Key words: current reference, temperature coefficient, process variations, trimming

CLC Number:

TN45

TANG Hualian;ZHUANG Yiqi;ZHANG Li;JING Xin;DU Yongqian. Design of a trimmed current reference with a low temperature drift[J].J4, 2013, 40(4): 130-136.

References

［1］ Dave M, Baghini M S, Sharma D K. A Process and Temperature Compensated Current Reference Circuit in CMOS Process ［J］. Microelectronics Journal, 2012, 43(2): 89-97.
［2］ Badillo A. 1.5 V CMOS Current Reference with Extended Temperature Operating Range ［C］//IEEE International Symposium on Circuits and Systems. Phoenix: IEEE, 2002: 197-200.
［3］来新泉, 郝琦, 袁冰, 等. 一种二阶曲率补偿的高精度带隙基准电压源［J］. 西安电子科技大学学报, 2010, 37(5): 911-915.
Lai Xinquan, Hao Qi, Yuan Bing, et al. High Precision Bandgap Reference with 2nd Order Curvature Compensation［J］. Journal of Xidian University, 2010, 37(5): 911-915.
［4］孙金中, 冯炳军. 一种新型CMOS 电流模带隙基准源的设计［J］. 固体电子学研究与进展, 2010, 30(4): 554-558.
Sun Jinzhong, Feng Bingjun. Design of a Novel CMOS Current Mode Bandgap Reference［J］. Research ＆ Progress of SSE, 2010, 30(4): 554-558.
［5］ Ge Guang, Zhang Cheng, Hoogzaad G, et al. A Single-Trim CMOS Bandgap Reference with a 3σ Inaccuracy of ±0.15％ from -40°C to 125°C［J］. IEEE Journal of Solid-State Circuits, 2011, 46(11): 2693-2701.
［6］ Yang B D, Shin Y K, Lee J S, et al. An Accurate Current Reference Using Temperature and Process Compensation Current Mirror［C］//IEEE Asian Solid-State Circuits Conference. Taipei: IEEE, 2009: 241-244.
［7］毕查德·拉扎维. 模拟CMOS 集成电路设计［M］. 西安: 西安交通大学出版社, 2003: 310-320.
［8］ Tuinhout H. Improving BiCMOS Technologies Using BJT Parametric Mismatch Characterization［C］//Proc Bipolar/BiCMOS Circuits and Technology Meeting. Piscataway: IEEE, 2003:163-170.
［9］ Pelgrom J M, Duinmaijer C J, Welbers P G. Matching Properties of MOS Transistors［J］. IEEE Journal of Solid-State Circuits, 1989, 24(5): 1433-1440.
［10］ Brito J P M, Klimach H, Bampi S. A 4-Bits Trimmed CMOS Bandgap Reference with an Improved Matching Modeling Design［C］//IEEE International Symposium on Circuits and Systems. New Orleans: IEEE, 2007: 1911-1913.
［11］ Zhao Bo, Yang Huazhong, Wang Hui. A Digital Compensation Technique for a Current Reference in an Ultra-wide Temperature Range［C］//Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics. Shanghai: IEEE, 2010: 158-161.

[1]	AN Jinghui,WU Chenjian. Design of a low temperature coefficient bandgap reference with a wide temperature range [J]. Journal of Xidian University, 2021, 48(4): 91-96.
[2]	CHEN Diping, YING Tao, DONG Gang. Design of a low-power low-temperature-drift LDO regulator in mobile chips [J]. Journal of Xidian University, 2018, 45(6): 57-62.
[3]	LI Yongyuan;ZHU Zhangming. High voltage detection circuit for power over the ethernet [J]. J4, 2015, 42(4): 192-197.
[4]	DONG Gang;YANG Yang;CHAI Chang-chun;YANG Yin-tang. Crosstalk noise estimation of two adjacent RC interconnects with process variations [J]. J4, 2010, 37(6): 1082-1087+1131.
[5]	LI Jian-wei;DONG Gang;YANG Yin-tang;WANG Zeng. Extreme value analysis of RLC interconnect delay induced by process variations [J]. J4, 2009, 36(2): 301-307.

Design of a trimmed current reference with a low temperature drift

PDF (PC)

Like

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 5

Metrics

Comments

Recommended 0