一种适用于自旋磁随机存储器的低压写入电路

doi:10.3969/j.issn.1001-2400.2014.03.019

Abstract

Abstract:

A writing circuit with a low supply voltage for the spin transfer torque magnetic random access memory (STT-MRAM) is proposed to reduce the writing power consumption. Using the combination of the column selecting and the isolation between writing and reading operation, the writing circuit with a low supply voltage decreases the resistor value of the writing branch and the value of the reading current. Therefore the switching power efficiency and the reliability can be improved. By using an accurate compact model of the 65nm magnetic tunnel junction (MTJ) and a commercial CMOS design-kit, mixed transient and statistical simulations have been performed to validate this design. Simulation results indicate that the proposed circuits can decrease the writing power consumption and improve the reliability.

Key words: spin transfer torque magnetic random access memory, magnetic tunnel junction, low power, high reliability

ZHANG Li;ZHUANG Yiqi;ZHAO Weisheng;TANG Hualian. Design of the writing circuit with a low supply voltage for the spin-transfer torque random access memory[J].J4, 2014, 41(3): 131-137.

References

［1］ Engel B, Akerman J, Butcher B, et al. A 4-Mb Toggle MRAM Based on a Novel bit and Switching Method ［J］. IEEE Transactions on Magnetics, 2005, 41(1): 132-136.
［2］ Lin C J, Kang S H, Wang Y J, et al. 45nm Low Power CMOS Logic Compatible Embedded STT MRAM Utilizing a Reverse-connection 1T/1MTJ Cell ［C］//IEEE Electron Devices Meeting. Piscataway: IEEE, 2009: 279-282.
［3］ Kawahara T, Takemura R, Miura K, et al. 2Mb SPRAM (Spin-Transfer Torque RAM) With Bit-by-Bit Bi-Directional Current Write and Parallelizing-Direction Current Read ［J］. IEEE Journal of Solid-State Circuits, 2008, 43(1): 109-118.
［4］ Abe K, Noguchi H, Kitagawa E, et al. Novel Hybrid DRAM/MRAM Design for Reducing Power of High Performance Mobile CPU ［C］//IEEE International Electron Devices Meeting. Piscataway: IEEE, 2012: 243-246.
［5］ Yoda H, Fujita S, Shimomura N, et al. Progress of STT-MRAM Technology and the Effect on Normally-off Computing Systems ［C］//IEEE International Electron Devices Meeting. Piscataway: IEEE, 2012: 259-262.
［6］ Zhang Y, Zhao W S, Lakys Y, et al. Compact Modeling of Perpendicular-Anisotropy CoFeB/MgO Magnetic Tunnel Junctions ［J］. IEEE Transactions on Electron Devices, 2012, 59(3): 819-826.
［7］ Faber L B, Zhao W S, Klein J O, et al. Dynamic Compact Model of Spin-Transfer Torque Based Magnetic Tunnel Junction (MTJ) ［C］//Proceedings IEEE International Conference on Design ＆ Technology of Integrated Systems. Piscataway: IEEE, 2009: 130-135.
［8］ Zhao W S, Devolder T, Lakys Y, et al. Design Considerations and Strategies for High-reliable STT-MRAM ［J］. Microelectronics Reliability, 2011, 51(9-11): 1454-1458.
［9］ Nahas J, Andre T, Subramanian C, et al. A 4Mb 0.18μm 1T1MTJ Toggle MRAM Memory ［C］//IEEE International Solid-State Circuits Conference. Piscataway: IEEE, 2004: 44-51.
［10］ Chen Y, Li H, Wang X, et al. A 130nm 1.2 V/3.3V 16kb Spin Transfer Torque Random Access Memory With Nondestructive Self-Reference Sensing Scheme ［J］. IEEE Journal of Solid-State Circuits, 2012, 47(2): 560-572.
［11］ Lakys Y, Zhao W S, Devolder T, et al. Self-Enabled “Error-Free” Switching Circuit for Spin Transfer Torque MRAM and logic ［J］. IEEE Transactions on Magnetics, 2012, 48(9): 2403-2406.
［12］ Zhao W S, Chappert C, Javerliac V, et al. High Speed, High Stability and Low Power Sensing Amplifier for MTJ/CMOS Hybrid Logic Circuits ［J］. IEEE Transaction on Magnetics, 2009, 45(10): 3784-3787.

[1]	CHEN Diping, YING Tao, DONG Gang. Design of a low-power low-temperature-drift LDO regulator in mobile chips [J]. Journal of Xidian University, 2018, 45(6): 57-62.
[2]	CHEN Zhenhai, WEI Jinghe, YU Zongguang, SU Xiaobo, XUE Yan, ZHANG Hong. High precision common mode charge error fore-ground calibration circuit for the charge-domain ADC [J]. Journal of Xidian University, 2018, 45(6): 137-143+149.
[3]	CAI Jiangzheng;HEI Yong;YUAN Jia;CHEN Liming. Near-threshold non-precharged SRAM [J]. Journal of Xidian University, 2018, 45(1): 106-111.
[4]	MENG Fanzhen;LIU Hong;WANG Mingliang;LIN Shuiyang;TIAN Tong. Design of the CMOS low power sub-sampler with integrated filtering for the internet of things [J]. Journal of Xidian University, 2017, 44(3): 108-113.
[5]	MENG Fanzhen;LIU Hong;WANG Mingliang;LIN Shuiyang;TIAN Tong. Design of the low power wake-up receiver for internet of things communication [J]. Journal of Xidian University, 2017, 44(2): 95-100.
[6]	TANG Weitong;WANG Pengjun;WANG Qian. Design of the magnitude ternary comparator of CNFET [J]. J4, 2016, 43(1): 139-143+156.
[7]	ZHANG Yimeng;ZHANG Yuming;ZHANG Yimen. Low power dissipation real time counter for sensor network application [J]. J4, 2015, 42(6): 66-69+112.
[8]	DU Yongqian;ZHUANG Yiqi;LI Xiaoming;JING Xin;DAI Li. New type bandgap reference for UHF RFID tag [J]. J4, 2013, 40(2): 148-152+200.
[9]	YUAN Bo;WANG Binqiang;WANG Zhiming. Green IP lookup architecture and algorithm based on the parallel multi-pipeline [J]. J4, 2012, 39(2): 145-152+167.
[10]	TANG Longfei;ZHUANG Yiqi;LIU Weifeng;JIN Zhao. Low-power BLF genarator for the UHF RFID tag [J]. J4, 2011, 38(5): 152-158+164.
[11]	ZHU Qi-xi;CHE De-liang;SHEN Xu-bang. Design of a low power MCU used for no-magnetic flow measurement [J]. J4, 2010, 37(5): 921-926.
[12]	SUN Qiang;SUN Xing-qi;MA Guang-sheng. High-level power optimization method for multiple supply voltage using the multi-objective genetic algorithm [J]. J4, 2009, 36(5): 933-939.
[13]	LIU Feng;ZHUANG Yi-qi;DAI Guo-ding. Algorithm and VLSI architecture for computational complexity scalable block marching motion estimation [J]. J4, 2005, 32(6): 901-906.
[14]	ZHU Zhang-ming;YANG Yin-tang. A sub-１V PTAT voltage reference based on the bulk-driven technique [J]. J4, 2005, 32(3): 367-369.

Design of the writing circuit with a low supply voltage for the spin-transfer torque random access memory

PDF (PC)

Like

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 14

Metrics

Comments

Recommended 0