［1］王洪魁, 袁小云, 张瑞智. 低噪声、低功耗CMOS电荷泵锁相环设计［J］. 固体电子学研究与进展, 2004, 24(1): 81-85.
Wang Hongkui, Yuan Xiaoyun, Zhang Ruizhi. Design of Low-noise, Low-power Consumption CMOS CPPLL［J］. Research & Progress of SSE, 2004, 24(1): 81-85.
［2］Best R E. Phase-Locked Loops: Design, Simulation, and Applications (Fourth Edition)［M］. New York: McGraw-Hill, 2003: 7-10.
［3］Behzad R. Design of Analog CMOS Integrated Circuits［M］. New York: McGraw-Hill, 2001: 532-576.
［4］Zhou Jianzheng, Wang Zhigong. Robust CMOS Phase Frequency Detector for High Speed and Low Jitter Charge Pump PLL［J］. Journal of Southeast University, 2008, 24(1): 15-19.
［5］Song Ying, Wang Yuan, Jia Song, et al. An Adaptive-bandwidth CMOS PLL with Low Jitter and a Wide Tuning Range［J］. Journal of Semiconductors, 2008, 29(5): 908-912.
［6］曹寒梅，蔡伟，杨银堂，等. 适用于高速信号传输的低失真及宽带模拟开关［J］. 西安电子科技大学学报，2008, 35(5): 838-841.
Cao Hanmei, Cai Wei, Yang Yintang, et al. Low-distortion High-bandwidth Analog Switch Applied to High-speed Signal Transmission［J］. Journal of Xidian University, 2008, 35(5): 838-841.
［7］袁冰, 来新泉, 叶强, 等. 一种高速串行数据发送器芯片的设计［J］. 电路与系统学报, 2008, 13(2): 79-82.
Yuan Bing, Lai Xinquan, Ye Qiang, et al. A High Speed Serial Data Transmitter［J］. Journal of Circuits and Systems, 2008, 13(2): 79-82.
［8］Yang Yi, Yang Liqiong, Zhang Feng. A PVT Tolerant Sub-mA PLL for High Speed Links［J］. Journal of Semiconductors, 2008, 29(10): 1873-1878.