双环控制单周期PFC转换器高层次模型及电路

doi:10.3969/j.issn.1001-2400.2010.04.005

Abstract

Abstract:

To simplify the design process and increase power efficiency, using Simulink's topology and linearization method, a high-level model of the one-cycle boundary controlled power factor correction (PFC) boost converter is described based on the double-loop dynamic transfer control function. The voltage loop provides low frequency stability for low total harmonic distortion(THD), and the current loop improves high frequency dynamic characteristic. According to this system model, the transistor level PFC converter is realized and verified using the Sinomos 1.0μm 40V CMOS process. Measured results show that the power factor correction is 0.988, that THD is 3.8％, and that the stable operating current is 2.43mA at the simulation of V_DD=15V, V_INV=2V, and V_ZCD=2V. The double-loop control system would achieve the one cycle control mode efficiently, and improve the system stability and dynamic response speed, which displays the high-performance characteristics of the power management chips.

Key words: double-loop control, power factor correction, one cycle, boundary mode, high-level model

LI Ya-ni;YANG Yin-tang;ZHU Zhang-ming. Double-loop control one cycle PFC converter high-level model and its circuit realization[J].J4, 2010, 37(4): 608-612.

References

[1] O'Sullivan D L, Egan M G, Willers M J. A Family of Single-stage Resonant AC/DC Converters with PFC[J]. IEEE Trans on Power Electronics, 2009, 24(2): 398-408.
[2] 金爱娟, 李航天, 李少龙. 基于单周期控制的三相PFC整流器在输入电压不对称时的改进策略[J]. 电工技术学报, 2006, 21(7): 115-120.
Jin Aijuan, Li Hangtian, Li Shaolong. An Improverd Control Strategy of the One Cycle Control Three-phase PFC Rectifier Under Unbalanced Conditions[J]. Trans of China Electrotechnical Society, 2006, 21(7): 115-120.
[3] Karaarslan A. Hysterisis Control of Power Factor Correction with A New Approach of Sampling Technique[C]//Electrical and Electronics Engineers. Israel: IEEE, 2008: 765-769.
[4] Brown R, Soldano M. One Cycle Control IC Simplifies PFC Designs[C]//Applied Power Electronics Conference and Exposition: 2(2). Austin: IEEE APEC, 2005: 825-829.
[5] 袁冰, 来新泉, 贾新章, 等. 片内频率补偿实现电流模DC-DC高稳定性[J]. 西安电子科技大学学报, 2008, 35(4): 685-690.
Yuan Bing, Lai Xinquan, Jia Xinzhang, et al. Implementation of High Stability with On-chip Frequency Compensation in a Current Mode DC-DC Converter[J]. Journal of Xidian University, 2008, 35(4): 685-690.
[6] 朱樟明, 杨银堂. PWM降压型DC/DC转换器的高层次模型[J]. 固体电子学研究与进展, 2008, 28(4): 607-611.
Zhu Zhangming, Yang Yintang. High-level Model for A PWM Buck DC/DC Converter[J]. Research ＆ Progress of SSE, 2008, 28(4): 607-611.
[7] De Belie L L, Van de Sype D M, Melkebeek J A A. Digitally Controlled Boost PFC Converter with Improved Output Voltage Controller[J]. Electr Eng, 2007, 89(5): 363-370.
[8] 刘帘曦, 杨银堂, 朱樟明. 一种无滤波器高效立体声D类音频功率放大器[J]. 西安电子科技大学学报, 2009, 36(2): 308-313.
Liu Lianxi, Yang Yintang, Zhu Zhangming. Design of A High Efficiency and Filterless Stereo Class-D Audio Power Amplifier[J]. Journal of Xidian University, 2009, 36(2): 308-313.
[9] Sun J. On the Zero-crossing Distortioni in Single-phase PFC Converters[J]. IEEE Trans on Power Electronics, 2004, 19(3):865-892.

Double-loop control one cycle PFC converter high-level model and its circuit realization

PDF (PC)

Like

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 5

Metrics

Comments

Recommended 9

[1]	CAO Chao;MA Rui;ZHU Zhangming;LIANG Yuhua;YE Qian. Analysis of non-ideal factors and digital calibration for highresolution SAR ADCs [J]. J4, 2015, 42(6): 61-65+87.
[2]	HE Huisen;LAI Xinquan;XU Wendan;ZHAO Yongrui;TIAN Lei;DU Hanxiao. High-speed gate driver with a simple structure for power MOSFET [J]. J4, 2012, 39(2): 168-174.
[3]	LI Yani;YANG Yintang;ZHU Zhangming;QIANG Wei;LIU Lianxi. Optimization of zero-crossing distortion in the CRM PFC converter with one cycle control [J]. J4, 2012, 39(2): 108-113.
[4]	TONG Xingyuan;YANG Yintang;ZHU Zhangming;LIU Lianxi. Mismatch analysis and high-level modeling of passive components in successive approximation A/D converters [J]. J4, 2011, 38(6): 123-129.
[5]	SHI Lingfeng;WANG Qingbin;XU Wendan;MIAO Zihui. Design of the low-power MOSFET driver circuit for APFC [J]. J4, 2011, 38(1): 54-58+65.