用于UHF RFID标签的低功耗BLF产生电路

doi:10.3969/j.issn.1001-2400.2011.05.025

Abstract

Abstract:

A novel backscatter link frequency (BLF) generator for UHF RFID transponders which meet the EPC^TM Class1 Generation2 protocol is presented. A control signal is generated when the reader sends the Query command. Then this signal controls an integrator generating a reference voltage which makes a relaxation oscillator output a BLF. This BLF can meet the requirements of the Gen2 protocol. The BLF generator is implemented by the TSMC 0.18μm CMOS process. At the end of this paper, measuremental results show that the circuit power consumption is 0.52μW at the 1V operating voltage. As a result, the tag with the proposed circuit can acquire a longer read range and higher read rates.

Key words: UHF RFID, backscatter link frequency, low power

CLC Number:

TN202

TANG Longfei;ZHUANG Yiqi;LIU Weifeng;JIN Zhao. Low-power BLF genarator for the UHF RFID tag[J].J4, 2011, 38(5): 152-158+164.

References

［1］何艳, 胡建赟, 闵昊．一种基于射频电子标签的超低电压低功耗基带处理器［J］. 半导体学报, 2006, 27(10): 1866-1871.
He Yan, Hu Jianyun, Min Hao. An Ultra low-Voltage, Low-Power Baseband Processor for UHF RFID Tags ［J］. Journal of Semiconductors, 2006, 27(10): 1866-1871.
［2］ Luo Qiasi, Guo Li, Li Qing, et al. A low-power Dual-clock Strategy for Digital Circuits of EPC Gen2 RFID Tag ［C］//IEEE International Conference on RFID. Orlando: IEEE, 2009: 7-14.
［3］ Impinj Corporation. Gen 2 Tag Clock Rate-What You Need To Know［R/OL］. ［2010-07-15］. http://www.impinj.com/WorkArea/downloadasset.aspx?id=2541.
［4］王宏刚, 裴昌幸, 陈南．一种用于RFID能量有效的数据编码及其时钟提取［J］. 西安电子科技大学学报, 2007, 34(6): 881-886.
Wang Honggang, Pei Changxing, Chen Nan. An Energy Efficient Data Coding Method and Timing Extraction for the RFID System ［J］. Journal of Xidian University, 2007, 34(6): 881-886.
［5］魏峰, 史小卫, 陈蕾, 等．一种改进型微带线定向耦合器及其应用［J］．西安电子科技大学学报, 2009, 36(2): 281-284.
Wei Feng, Shi Xiaowei, Chen Lei, et al. Improved Microstrip Directional Coupler and Its Application ［J］. Journal of Xidian University, 2009, 36(2): 281-284.
［6］ Cilek F, Seemann K, Brenk D, et al. Ultra Low Power Oscillator for UHF RFID Transponder ［C］//2008 IEEE International Frequency Control Symposium. Honolulu: IEEE, 2008: 418-421.
［7］ Barnett R, Jin L. A 0.8V 1.52MHz MSVC Relaxation Oscillator with Inverted Mirror Feedback Reference for UHF RFID ［C］//IEEE Custom Integrated Circuits Conference. San Jose: IEEE, 2006: 769-772.
［8］ Roostaie V, Najafi V, Mohammadi S, et al. A Low Power Baseband Processor for a Dual Mode UHF EPC Gen 2 RFID Tag ［C］//International Conference on Design and Technology of Integrated Systems. Tozeur: IEEE, 2008: 1-5.
［9］ Flynn M P, Lidholm S U. A 1.2-μm CMOS Current Controlled Oscillator ［J］. IEEE Journal of Solid-State Circuits, 1992, 27(7): 982-987.
［10］ Allen P E, Holberg D R. CMOS Analog Circuit Design ［M］. 2nd ed. New York: Oxford University Press, 2002: 361-362.

[1]	CHEN Diping, YING Tao, DONG Gang. Design of a low-power low-temperature-drift LDO regulator in mobile chips [J]. Journal of Xidian University, 2018, 45(6): 57-62.
[2]	CHEN Zhenhai, WEI Jinghe, YU Zongguang, SU Xiaobo, XUE Yan, ZHANG Hong. High precision common mode charge error fore-ground calibration circuit for the charge-domain ADC [J]. Journal of Xidian University, 2018, 45(6): 137-143+149.
[3]	CAI Jiangzheng;HEI Yong;YUAN Jia;CHEN Liming. Near-threshold non-precharged SRAM [J]. Journal of Xidian University, 2018, 45(1): 106-111.
[4]	MENG Fanzhen;LIU Hong;WANG Mingliang;LIN Shuiyang;TIAN Tong. Design of the CMOS low power sub-sampler with integrated filtering for the internet of things [J]. Journal of Xidian University, 2017, 44(3): 108-113.
[5]	MENG Fanzhen;LIU Hong;WANG Mingliang;LIN Shuiyang;TIAN Tong. Design of the low power wake-up receiver for internet of things communication [J]. Journal of Xidian University, 2017, 44(2): 95-100.
[6]	TANG Weitong;WANG Pengjun;WANG Qian. Design of the magnitude ternary comparator of CNFET [J]. J4, 2016, 43(1): 139-143+156.
[7]	ZHANG Yimeng;ZHANG Yuming;ZHANG Yimen. Low power dissipation real time counter for sensor network application [J]. J4, 2015, 42(6): 66-69+112.
[8]	ZHANG Li;ZHUANG Yiqi;ZHAO Weisheng;TANG Hualian. Design of the writing circuit with a low supply voltage for the spin-transfer torque random access memory [J]. J4, 2014, 41(3): 131-137.
[9]	DU Yongqian;ZHUANG Yiqi;LI Xiaoming;JING Xin;DAI Li. New type bandgap reference for UHF RFID tag [J]. J4, 2013, 40(2): 148-152+200.
[10]	YUAN Bo;WANG Binqiang;WANG Zhiming. Green IP lookup architecture and algorithm based on the parallel multi-pipeline [J]. J4, 2012, 39(2): 145-152+167.
[11]	LIU Wei-feng;ZHUANG Yi-qi;TANG Long-fei;JIN Zhao. Novel structure design of the passive UHF RFID tag-chip [J]. J4, 2010, 37(6): 1092-1097.
[12]	ZHU Qi-xi;CHE De-liang;SHEN Xu-bang. Design of a low power MCU used for no-magnetic flow measurement [J]. J4, 2010, 37(5): 921-926.
[13]	SUN Qiang;SUN Xing-qi;MA Guang-sheng. High-level power optimization method for multiple supply voltage using the multi-objective genetic algorithm [J]. J4, 2009, 36(5): 933-939.
[14]	LIU Feng;ZHUANG Yi-qi;DAI Guo-ding. Algorithm and VLSI architecture for computational complexity scalable block marching motion estimation [J]. J4, 2005, 32(6): 901-906.
[15]	ZHU Zhang-ming;YANG Yin-tang. A sub-１V PTAT voltage reference based on the bulk-driven technique [J]. J4, 2005, 32(3): 367-369.

Low-power BLF genarator for the UHF RFID tag

PDF (PC)

Like

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 15

Metrics

Comments

Recommended 0