用于16bit 100MS/s ADC的高精度参考电压产生电路

doi:10.3969/j.issn.1001-2400.2017.03.022

Abstract

Abstract:

An output adjustable voltage reference generator for the 16-bit 100MS/s pipelined ADC is presented. An adjustable output voltage, fast-setting, high precision reference voltage buffer is designed by using current summing and floating current control techniques. In order to further improve the PSRR and reduce the output impedance, the push pull output and replica circuit structure is introduced. The prototype 16-bit 100MS/s ADC is fabricated by 0.18μm 1.8V 1P6M CMOS technology.Test results show that the voltage reference generator consumes an area of 1.3mm×2.0mm, and the power consumption is 23mW. The average temperature coefficient of the output voltage is 16×10^-6℃^-1 in the range of -55℃ to 125℃. The 16-bit 100MS/s ADC achieves the SNR of 76.3dBFS and SFDR of 89.2dBc, with 10.1MHz input at the full sampling speed, and it consumes the power of 300mW and occupies an area of 3.5mm×5.0mm.

Key words: pipelined analog-to-digital converter, voltage reference, voltage buffer, high precision

CHEN Zhenhai;YU Zongguang;LI Xiankun;WEI Jinghe;HUANG Songren;SU Xiaobo. High precision voltage reference generator for 16-bit 100MS/s ADC[J].Journal of Xidian University, 2017, 44(3): 127-132+180.

References

［1］ ALI A M A, DINC H, BHORASKAR P, et al. A 14bit 1GS/s RF Sampling Pipelined ADC with Background Calibration ［J］. IEEE Journal of Solid-State Circuits, 2014, 49(12): 2857-2867.
［2］ MANAR E, LI X P, SHIGENOBU K, et al. 15.8 90dB-SFDR 14b 500MS/s BiCMOS Switched-current Pipelined ADC ［C］//2015 IEEE International on Solid-State Circuits Conference. Piscataway: IEEE, 2015: 286-287.
［3］ LI W T, LI F L, YANG C Y, et al. An 85mW 14-bit 150MS/s Pipelined ADC with a Merged First and Second MDAC［J］. China Communications, 2015,12(5): 14-22.
［4］ ALI A M A, DILLON C, SNEED R, et al. A 14-bit 125MS/s IF/RF Sampling Pipelined ADC with 100dB SFDR and 50 fs Jitter［J］. IEEE Journal of Solid-State Circuits, 2006, 41(8): 1846-1854.
［5］ ALI A M A, RIDGE O. High-performance Low-noise Reference Generators: US Patent, 7215182 B2 ［P］. 2005.
［6］ MOK W I, MAK P I, MARTINS R P. Modeling of Noise Sources in Reference Voltage Generator for Very-high-speed Pipelined ADC［C］//Symposium on Circuits and Systems. Piscataway: IEEE, 2004: 5-8.
［7］ YE F, CHENG L, LIN K H, et al. An 80-MS/s 14-bit Pipelined ADC Featuring 83dB SFDR ［J］. Analog Integrated Circuits and Signal Processing, 2010, 63(6): 503-508.
［8］ CHO Y J. An 8b 220MS/s 0.25μm CMOS Pipelined ADC with On-chip RC-filter Based Voltage References［J］. IEICE Transactions on Electronics, 2005, 88-c(4): 768-772.
［9］ CAI H, LI P. A CMOS Switch-capacitor 14-bit 100Msps Pipeline ADC with over 90dB SFDR ［J］. International Journal of Electronics, 2012, 100(1): 1-10.
［10］ GARCIA-GONZALEZ J M, GREITSCHUS N, DESEL T. A 94-mW, 100-MS/s, 12-bit Pipeline ADC for Multi-standard TV Demodulation Applications ［J］. Analog Integrated Circuits and Signal Processing, 2010, 62(2): 167-177.
［11］陈迪平, 吴旭, 黄嵩人, 等. 一种新型高精度低压CMOS带隙基准电压源［J］. 湖南大学学报:自然科学版, 2012, 39(8): 48-51.
CHEN Diping, WU Xu, HUANG Songren, et al. A New High Precision Low Voltage CMOS Bandgap Reference［J］. Journal of Hunan University: Natural Science, 2012, 39(8): 48-51.
［12］赵磊, 杨银堂, 朱樟明, 等. 一种高性能BiCMOS差分参考电压源［J］. 西安电子科技大学学报, 2012, 39(4): 11-16.
ZHAO Lei, YANG Yingtang, ZHU Zhangming, et al.High Performance BiCMOS Differential Reference Generator ［J］. Journal of Xidian University, 2012, 39(4): 11-16.
［13］朱瑜, 林楷辉, 叶凡, 等. 一种应用于高速高精度流水线ADC的差分参考电压源［J］. 复旦大学学报: 自然科学版, 2011, 50(4): 402-409.
ZHU Yu, LIN Kaihui, YE Fan, et al. High Performance BiCMOS Differential Reference Generator ［J］. Journal of Fudan University: Natural Science, 2011, 50(4): 402-409.
［14］ CAI H, CAI N Y. A Low-power, Fast-settling Reference Circuit for High-speed High-resolution ADC ［J］. International Journal of Electronics, 2014, 101(4): 492-499.

[1]	QU Bayi,LIU Yehao,ZHANG Taojing,LIU Wei,YU Dongsong,ZHOU Wei. Scheme for miniature time difference measurement with a high resolution and a large range [J]. Journal of Xidian University, 2020, 47(4): 24-30.
[2]	CHEN Zhenhai, WEI Jinghe, YU Zongguang, SU Xiaobo, XUE Yan, ZHANG Hong. High precision common mode charge error fore-ground calibration circuit for the charge-domain ADC [J]. Journal of Xidian University, 2018, 45(6): 137-143+149.
[3]	CHEN Zhenhai;WEI Jinghe;SU Xiaobo;ZOU Jiaxuan;ZHANG Hong;YU Zongguang. Low power time-interleaved 12-bit 500MS／s charge-domain ADC [J]. Journal of Xidian University, 2017, 44(6): 109-115+137.
[4]	LI Yani;SUN Yadong;WANG Xu. Low-offset high-PSRR bandgap voltage reference [J]. Journal of Xidian University, 2017, 44(5): 92-96.
[5]	HUANG Songren;CHEN Zhenhai;ZHANG Hong;LI Xue;QIAN Hongwen;YU Zongguang. 1.5bit substage circuit for charge domain pipelined ADCs [J]. Journal of Xidian University, 2016, 43(6): 170-175.
[6]	DONG Siwan;ZHU Zhangming;LIU Minjie;YANG Yintang. Optimum design of the MDAC circuit for the 8bit 80MS/s pipelined A/D converter [J]. J4, 2016, 43(1): 162-166+172.
[7]	LAI Xin-quan;HAO Qi;YUAN Bing;CHEN Lei;YE Qiang. High precision bandgap reference with 2nd order curvature compensation [J]. J4, 2010, 37(5): 911-915+933.
[8]	CAO Han-mei1;YANG Yin-tang1;CAI Wei2;LU Tie-jun2;WANG Zong-min2. Novel curvature-compensated CMOS bandgap reference based on the negative feedback clamp technique [J]. J4, 2008, 35(4): 620-623.
[9]	WANG Hui1;WANG Song-lin1;LAI Xin-quan2;DAI Guo-ding2;GUO Bao-long1. The design and realization of wide input and fast start up high precision voltage reference [J]. J4, 2008, 35(2): 272-276.
[10]	LIU Lian-xi;YANG Yin-tang;ZHU Zhang-ming. A low voltage and high accuracy CMOS bandgap reference by considering mismatch of MOSFETs [J]. J4, 2005, 32(3): 348-352.

High precision voltage reference generator for 16-bit 100MS/s ADC

PDF (PC)

Like

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 10

Metrics

Comments

Recommended 10