| [1] |
LIU X, SUN S, LI X , et al. Machine Learning for Noise Sensor Placement and Full-chip Voltage Emergency Detection[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017,36(3):421-434.
|
| [2] |
LI Y, ZHUO C, ZHOU P . A Cross-Layer Framework for Temporal Power and Supply Noise Prediction[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018,24(9):1-14.
|
| [3] |
ALI K, LI F, LUA S Y H , et al. Energy-and Area-efficient Spin-orbit Torque Nonvolatile Flip-flop for Power Gating Architecture[J]. IEEE Transactions on Very Large Scale Integration Systems, 2018,26(4):630-638.
|
| [4] |
RAJAEI R, GHOLIPOUR A . Low PowerReliable, and Nonvolatile MSRAM Cell for Facilitating Power Gating and Nonvolatile Dynamically Reconfiguration[J]. IEEE Transactions on Nanotechnology, 2018,17(2):261-267.
|
| [5] |
CHENG H, LI J, DRAPER J, et al. Deadline-aware Joint Optimization of Sleep Transistor and Supply Voltage for FinFET Based Embedded Systems[C]// Proceedings of the 2017 ACM Great Lakes Symposium on VLSI. New York: ACM, 2017: 427-430.
|
| [6] |
RASTOGI R, PANDEY S . Novel Design Techniques for Noise-tolerant Power-gated CMOS Circuits[J]. Journal of Semiconductors, 2017,38(1):106-112
|
| [7] |
RAMALINGAM A, DEVGAN A, PAN D Z . Wakeup Scheduling in MTCMOS Circuits Using Successive Relaxation to Minimize Ground Bounce[J]. Journal of Low Power Electronics, 2007,3(1):28-35.
|
| [8] |
WANG H, SALMAN E . Decoupling Capacitor Topologies for TSV-based 3-D ICs with Power Gating[J]. IEEE Transactions on Very Large Scale Integration Systems, 2015,23(12):2983-2991.
|
| [9] |
WANG Y, XU J, XU Y , et al. Power Gating Aware Task Scheduling in MPSoC[J]. IEEE Transactions on Very Large Scale Integration Systems, 2011,19(10):1801-1812.
|
| [10] |
FAWAZ M, NAJM F N. Power Grid Verification under Transient Constraints[C]// Proceedings of the 2017 IEEE International Conference on Computer-Aided Design. Piscataway: IEEE, 2017: 593-600.
|
| [11] |
ZHAO Z, WANG Y, FENG Z. SAMG: Sparsified Graph-theoretic Algebraic Multigrid for Solving Large Symmetric Diagonally Dominant (SDD) Matrices[C]// Proceedings of the 2017 IEEE International Conference on Computer-Aided Design. Piscataway: IEEE, 2017: 601-606.
|
| [12] |
WANG C, YAN M, CAI Y, et al. Power Profile Equalizer: a Lightweight Countermeasure against Side-channel Attack[C]// Proceedings of the 2017 35th IEEE International Conference on Computer Design. Piscataway: IEEE, 2017: 305-312.
|
| [13] |
KHALIL E B, BODIC P L, SONG L, et al. Learning to Branch in Mixed Integer Programming[C]// Proceedings of the 2016 30th AAAI Conference on Artificial Intelligence. Palo Alto: AAAI, 2016: 724-731.
|
| [14] |
ZHUO C, UNDA K, SHI Y , et al. From Layout to System: Early Stage Power Delivery and Architecture Co-exploration[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018,8(5):1-13.
|
| [15] |
ZHAO M, PANDA R V, SAPATNEKAR S S , et al. Hierarchical Analysis of Power Distribution Networks[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2002,21(2):159-168.
|
| [16] |
BINKERT N, BECKMANN B, BLACK G , et al. The GEM5 Simulator[J]. ACM SIGARCH Computer Architecture News, 2011,39(2):1-7.
|
| [17] |
SPRADLING C D . SPEC CPU2006 Benchmark Tools[J]. ACM SIGARCH Computer Architecture News. 2007,35(1):130-134.
|
| [18] |
LI S, AHN J H, STRONG R D , et al. The McPAT Framework for Multicore and Manycore Architectures: Simultaneously Modeling Power, Area, and Timing[J]. ACM Transactions on Architecture and Code Optimization, 2013,10(1):5-29.
|
